EEWORLDEEWORLDEEWORLD

Part Number

Search

PLL500-27BSILR

Description
Low Power CMOS Output VCXO Family (17MHz to 130MHz)
File Size193KB,5 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet View All

PLL500-27BSILR Overview

Low Power CMOS Output VCXO Family (17MHz to 130MHz)

PLL500-17B/27B/37B
Low Power CMOS Output VCXO Family (17MHz to 130MHz)
FEATURES
VCXO output for the 17MHz to 130MHz range
-
PLL500-17B: 17MHz to 36MHz
-
PLL500-27B: 27MHz to 65MHz
-
PLL500-37B: 65MHz to 130MHz
Low phase noise (-142 dBc @ 10kHz offset).
CMOS output with OE tri-state control.
Selectable output drive (Standard or High drive).
-
Standard: 8mA drive capability at TTL level.
-
High: 24mA drive capability at TTL level.
Fundamental crystal input.
Integrated high linearity variable capacitors.
+/- 150 ppm pull range, max 5% linearity.
Low jitter (RMS): 2.5ps period jitter.
2.5 to 3.3V operation.
Available in 8-Pin SOIC or DIE.
PIN CONFIGURATION
XIN
OE^
VIN
GND
1
8
XOUT
DS^
VDD*
CLK
P500-x7B
2
3
4
7
6
5
^: Denotes internal Pull-up
DIE PAD LAYOUT
32 mil
(812,986)
8
1
XIN
XOUT
DRIVSEL^ 7
39 mil
DESCRIPTION
The PLL500-17B/27B/37B are a low cost, high per-
formance, low phase noise, and high linearity VCXO
family for the 17 to 130MHz range, providing less
than -130dBc at 10kHz offset. The very low jitter (2.5
ps RMS period jitter) makes these chips ideal for
applications requiring voltage controlled frequency
sources. The IC’s are designed to accept fundamen-
tal resonant mode crystals.
2
OE^
VDD 6
3 VCON
4 GND
CLK 5
DIE ID:
PLL500-17B: C500A0505-05P
Y
X
PLL500-27B: C500A0505-05Q
PLL500-37B: C500A0505-05R
(0,0)
Note: ^ denotes internal pull up
FREQUENCY RANGE
PART #
PLL500-17B
PLL500-27B
PLL500-37B
MULTIPLIER
No PLL
No PLL
No PLL
FREQUENCY
17 – 36 MHz
27 – 65 MHz
65 – 130 MHz
DIE SPECIFICATIONS
Name
Value
Size
Reverse side
Pad dimensions
Thickness
39 x 32 mil
GND
80 micron x 80 micron
10 mil
BLOCK DIAGRAM
XIN
XOUT
XTAL
OSC
VARICAP
OE
VCON
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 12/21/05 Page 1
How to design a small and efficient power bank?
[align=left][color=rgb(62, 62, 62)]Figure 1 shows a typical power bank power supply system configuration. Since the power source is almost always a single lithium battery, and the output voltage is al...
maylove Analogue and Mixed Signal
Problems with HID descriptors simulated by microcontrollers
The microcontroller simulates a HID descriptor to communicate with the host computer. Can a single interface be used to achieve PC-》HID and HID-》PC bi-phase communication? Can anyone make a suggestion...
xb123 Embedded System
Recommend a low thermal potential relay
Is there any expert who can recommend an electromagnetic relay with low thermal potential and contact potential less than 200nV?...
sgll Analog electronics
Modern rectifier technology - active power factor correction technology
"Modern Rectifier Technology: Active Power Factor Correction Technology" systematically introduces the principles and application technologies of power factor correction circuits. The book introduces ...
arui1999 Download Centre
Newcomer Report
Just registered to say hello to everyone...
凤凰息梧桐 Talking
This is a brief summary.
I have been working on the peer-to-peer network experiment for a long time, but the problem has not been solved. Looking at the TI E2E community (this is also the forum that the moderator Xin Xin reco...
qiwan Programming Basics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1720  2038  1244  1588  2100  35  42  26  32  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号