EEWORLDEEWORLDEEWORLD

Part Number

Search

PL580-39QC

Description
38MHz-320MHz Low Phase Noise VCXO
File Size299KB,10 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet View All

PL580-39QC Overview

38MHz-320MHz Low Phase Noise VCXO

(Preliminary)
PL580-37/38/39
38MHz-320MHz Low Phase Noise VCXO
FEATURES
Less than 0.4ps RMS (12KHz-20MHz) phase
jitter for
all frequencies
.
Less than 25ps (typ.) peak to peak jitter for all
frequencies.
Low phase noise output (@ 1MHz frequency
offset
-144dBc/Hz for 155.52MHz
-140dBC/Hz for 311.04MHz
19MHz-40MHz crystal input.
38MHz-320MHz output.
Available in PECL, LVDS, or CMOS outputs.
No external varicap required.
Output Enable selector.
Wide pull range (+/-200ppm).
3.3V operation.
Available in 3x3 QFN or 16-pin TSSOP
packages.
PACKAGE PIN ASSIGNMENT
VDDANA
XIN
XOUT
SEL2^
OE_CTRL
VCON
GNDANA
LP
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SEL0^
SEL1^
GNDBUF
QBAR
VDDBUF
Q
GNDBUF
LM
PL580-3X
16-pin TSSOP
VDDANA
SEL0^
10
XOUT
12
13
14
15
16
1
11
SEL1^
9
XIN
8
7
6
GNDBUF
QBAR
VDDBUF
Q
DESCRIPTION
The PL580-3X is a monolithic low jitter and low
phase noise VCXO, capable of 0.4ps RMS phase
jitter and CMOS, LVDS, or PECL outputs, covering a
wide frequency output range up to 320MHz. It allows
the control of the output frequency with an input
voltage (VCON), using a low cost crystal.
The frequency selector pads of PL580-3X enable
output frequencies of (2, 4, 8, or 16) * F
XIN
. The
PL580-3X is designed to address the demanding
requirements of high performance applications such
as SONET, GPS, Video, etc.
SEL2^
OE_CTRL
VCON
PL580-3X
2
3
4
5
GNDANA
3x3 QFN
Note1: QBAR is used for single ended CMOS output
.
Note2: ^ Denotes internal pull up resistor.
BLOCK DIAGRAM
VCON
VARICAP
VCO
Divider
Charge
Pump
+
Loop
Filter
Output
Divider
(1,2,4,8)
GNDBUF
LP
LM
XIN
XOUT
XTAL
OSC
Phase
Detector
VCO
(F
XiN
x16)
QBAR
Q
Performance Tuner
OE
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 09/29/05 Page 1
May I ask what system is running on the standalone BSP? Thank you!
When developing Microblaze embedded software in SDK , what system is running on the standalone BSP? Does it support single thread or multi thread? Thank you![[i]This post was last edited by smeiyang o...
smeiyang FPGA/CPLD
ROM customization
Some small information about ROM...
517596037 FPGA/CPLD
LPC1549_LPCXpresso v2 onboard emulator
[i=s]This post was last edited by Electronic Micro Creative on 2014-5-25 17:32[/i] [size=5][color=SandyBrown]Hi everyone, the LPC1549_LPCXpresso v2 evaluation board I applied for from NXP was working ...
电子微创意 NXP MCU
MAX6675, a single-chip K-type thermocouple amplifier and digital converter
MAX6675, a single-chip K-type thermocouple amplifier and digital converterAuthor: Li Min Meng… Article source: Single chip microcomputer and embedded system application Hits: 3 Update time: 2006-7-8P ...
fighting Analog electronics
How to initialize MVME5500?
As the title says.. Thank you for your advice. Please write in more detail. Thank you....
donglele2005 Embedded System
Let the digital tube display different numbers
I'm a beginner Want to know how to make 8 digital tubes display different numbers at the same time My microcontroller does not have a latch. It's best to write a program and see Thanks...
670357298 Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1896  1581  2863  1378  272  39  32  58  28  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号