EEWORLDEEWORLDEEWORLD

Part Number

Search

ECS-100-20-23A-JWM-TR

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size554KB,2 Pages
ManufacturerECS
Websitehttp://www.ecsxtal.com/
Environmental Compliance
Download Datasheet Parametric View All

ECS-100-20-23A-JWM-TR Overview

Parallel - Fundamental Quartz Crystal,

ECS-100-20-23A-JWM-TR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7168744411
package instructionSMD, 2 PIN
Reach Compliance Codecompliant
YTEOL7.03
Other featuresTR, 7 INCH
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.0015%
frequency tolerance20 ppm
JESD-609 codee4
load capacitance20 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency10 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical sizeL6.0XB3.5XH1.1 (mm)/L0.236XB0.138XH0.043 (inch)
Series resistance80 Ω
surface mountYES
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
ECX-64A
SMD CRYSTAL
The ECX-64A is a miniature SMD Crystal with a 6 x 3.5 mm 2 pad
footprint. This cost effective package with a height of 1.1 mm is
ideal for densely populated PCB applications
ECX-64A SMD CRYSTAL
OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS
PARAMETERS
Frequency
Mode of Oscillation
Frequency Tolerance*
Frequency Stability*
Shunt Capacitance
Load Capacitance
Drive Level
Operating Temperature*
Storage Temperature
Aging (First Year)
Fundamental
@ +25°C
-10 ~ +70°C
CONDITIONS
MIN
ECX-64A
TYP
MAX
UNITS
50.000
± 30
± 50
7
MHz
ppm
ppm
pF
pF
μW
°C
°C
ppm
8.000
Co
Specify in P/N
D
L
T
opr
T
stg
@ +25°C ±3°C
-10
-55
10
20
Compact and Low Profile
Industry Standard Footprint
Extended Temp. Range Option
RoHS Compliant
6 x 3.5 mm (2 Pad)
Series
100
+70
+125
±5
DIMENSIONS (mm)
Frequency (MHz)
8.000 ~ 15.999
16.000 ~ 19.999
20.000 ~ 50.000
ESR Ω Max.
80
60
30
Figure 1)
Top, Side, and Bottom
Crystal is symmetrical, pad 1 & 2 are interchangeable.
Chamfer on the bottom pad has no electrical
significance.
Pad Connections
1
In/Out
2
Out/In
Figure 2)
Suggested land
pattern
PACKAGE
Tolerance
23A =
ECX-64A
Blank = Std
A = ± 25
ppm
J = ± 20
ppm
R = ± 15
ppm
C = ± 10
ppm
PART NUMBERING GUIDE: Example ECS-200-20-23A-TR
ECS - FREQUENCY ABBREVIATION
LOAD
CAPACITANCE
20 = 20 pF
S = Series
AVAILABLE OPTIONS
Stability
Blank= Std
D= ±100 ppm
E = ± 50 ppm
G = ± 30 ppm
H = ± 25 ppm
T = ± 20 ppm †
W = ±15 ppm †
K = ± 10 ppm †
PACKAGING
Temp Range
Blank= Std
L = -10 ~ +70°C
M = -20 ~ +70°C
Y = -30 ~ +85°C
N = -40 ~ +85°C
P = -40 ~ +105°C
S = -40 ~ +125°C
U = -55 ~ +125°C
TR =
Tape
& Reel
1K/Reel
ECS
200 = 20.000 MHz
See P/N Guide
* Specify available options in P/N.
† Contact ECS for availability over extended temp range.
Rev.2017
1105 South Ridgeview Road
|
Olathe, KS 66062
|
Phone: 913.782.7787
|
Fax: 913.782.6991
|
www.ecsxtal.com
Problems encountered during ccs software simulation
When ccs compiles the simulation, an error appears when checking the status of the register, as shown in the figure below. There is no error message when the program is compiled. What is the problem?...
hjl240 Microcontroller MCU
Please recommend a Linux development board for beginners (with complete supporting information)
I want to learn Linux recently, so I bought a book called "Embedded Linux Application Development" by Wei Dongshan. The development board for this book is S3C2410/S3C2440, but it is embarrassing that ...
火火山 Linux and Android
"Field Effect Transistor Comparison Table" and "Appearance and Pin Arrangement Diagram"
In the field effect transistor comparison table, junction field effect transistors (JFET), metal oxide semiconductor field effect transistors (MOSFET), Schottky barrier controlled gate field effect tr...
fighting Test/Measurement
MSP430FG4619 has communication problems with LCD through usci_spi, please help
Hello everyone, this is my first time using such a high-end chip as MSP430FG4619, and my first time making LCD products. I don't understand many things, please give me some advice. I have some problem...
chenc_44 Microcontroller MCU
cpld\fpga\verilog hdl video tutorial
cpld\fpga\verilog hdl video tutorials: Getting Started: Lecture 1, FPGA Design Fundamentals (PDF, video) Lecture 2, FPGA Design Getting Started (video, homework) Lecture 3: Verilog HDL Fundamentals (P...
676797119 FPGA/CPLD
Merkel presents Xi Jinping with a map of China drawn by Germany in 1735 (Photo)
Please see the link: [url]http://news.sohu.com/20140330/n397448032.shtml[/url] Does anyone have a detailed introduction to this map? Where can I find a clear picture like the one on TV?...
wangfuchong Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 816  2765  593  1528  147  17  56  12  31  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号