EEWORLDEEWORLDEEWORLD

Part Number

Search

B32522-C3154-M3289

Description
Film Capacitor, Polyester, 250V, 20% +Tol, 20% -Tol, 0.15uF,
CategoryPassive components    capacitor   
File Size588KB,11 Pages
ManufacturerEPCOS (TDK)
Environmental Compliance
Download Datasheet Parametric View All

B32522-C3154-M3289 Overview

Film Capacitor, Polyester, 250V, 20% +Tol, 20% -Tol, 0.15uF,

B32522-C3154-M3289 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid900795684
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
capacitance0.15 µF
Capacitor typeFILM CAPACITOR
dielectric materialsPOLYESTER
JESD-609 codee3
length18 mm
negative tolerance20%
Number of terminals2
Maximum operating temperature100 °C
Minimum operating temperature-55 °C
Package formRadial
positive tolerance20%
Rated (AC) voltage (URac)160 V
Rated (DC) voltage (URdc)250 V
seriesB32522
Terminal surfaceMatte Tin (Sn)
Terminal pitch15 mm
[Study ufun_2] STM32CUBEMX configuration software chip generates C code
[i=s]This post was last edited by boming on 2016-7-29 19:45[/i] 1. Open CubeMX software and create a new project 2. Select the model 4. Save it 5. Click on the pin, a dialog box pops up, select the pi...
boming stm32/stm8
Help with the problem of watchdog not being cleared
The program is as followsAt the beginningWDTCTL = WDT_ARST_1000; //OPEN WDT, 1SECOND RESET// WDTCTL=WDTPW +WDTHOLD;FLL_CTL0 |= XCAP18PF;while(1){_BIS_SR(LPM3_bits); // Enter LPM3WDTCTL = WDTPW+WDTHOLD...
ziyangcao Microcontroller MCU
Smart answering machine
Design an 8-way answer timer (1) When a contestant presses the answer switch, the corresponding display light will light up and a sound will be heard. At this time, the answerer will no longer accept ...
想你寂寞 FPGA/CPLD
CCS link error
My file linking error:The prompt message is as follows:>> watchdog.cmd: error: system error, can\'t open file \'vectors.obj\' for input:No such file or directory>> Compilation failureMy files are as f...
svfya DSP and ARM Processors
[Xiaomeige FPGA Advanced Tutorial] Chapter 1 FPGA Matrix Keyboard Driver Design and Verification
[align=center][color=#000][size=15px][b][size=6]FPGA Matrix Keyboard Driver Design and Verification[/size][/b][/size][/color][/align] [align=center][color=#000][size=15px]This article was contributed ...
芯航线跑堂 FPGA/CPLD
PoE and PoE+, an article to understand Power over Ethernet
By combining power delivery and communications over a single Cat3 or Cat5 cable, engineers can quickly build Ethernet networks at a lower cost and with less maintenance than would be possible with sep...
Jacktang RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 621  2682  2665  1994  957  13  54  41  20  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号