EEWORLDEEWORLDEEWORLD

Part Number

Search

ISM65-2269CH-180.000MHZ

Description
LVPECL Output Clock Oscillator,
CategoryPassive components    oscillator   
File Size45KB,2 Pages
ManufacturerILSI
Websitehttp://www.ilsiamerica.com
Environmental Compliance  
Download Datasheet Parametric View All

ISM65-2269CH-180.000MHZ Overview

LVPECL Output Clock Oscillator,

ISM65-2269CH-180.000MHZ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1291263519
Reach Compliance Codecompliant
JESD-609 codee4
Oscillator typeLVPECL
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
9 mm x 14 mm FR-4 Package SMD Oscillator, LVPECL / LVDS
ISM65 Series
14.3
Max.
5
Product Features:
Low Noise
Surface Mount Package
Reflow Compatible
Compatible with Leadfree Processing
Applications:
Test Equipment
Server & Storage
Sonet /SDH
6
4
10.2 Max.
1
2
3
Frequency
Output Level
LVDS
LVPECL
Duty Cycle
Rise / Fall Time
Output Load
LVDS
LVPECL
Frequency Stability
Start-up Time
Enable / Disable
Time
Supply Voltage
Current
1 MHz to 180.000 MHz
Vod = 393 mV Typ., 475 mV Max.
‘0’ = Vcc - 1.63 V Max.
‘1’ = Vcc - 1.02 V Min.
Specify 50% ±10% or ±5% See Table in Part Number Guide
1
2
5
3
6.0 Max.
1.7
0.6 nS Max.
100
Ω
Differential
50
Ω
to Vcc - 2.0 VDC
1.7
6
4
Bottom
View
2.54
5.08
See Frequency Stability Table in Part Numbering Guide (Includes room
temperature tolerance and stability over operating temperature)
10 mS Max.
100 nS Max.
2.4
2.54
10.0
1.7
See Input Voltage Table, tolerance ±5 %
LVDS = 90 mA Max.,***
LVPECL = 130 mA Max.***
5.08
Jitter
Operating
Storage
0.6 pS RMS (12 kHz to 20 MHz) *
See Operating Temperature Table in Part Number Guide
-55
°
C to +125
°
C
Pin Connection
1
N.C.
2
Enable
3
GND
Pin
4
5
6
Connection
Output
Comp. Output
Vcc
Dimension Units: mm
Part Number Guide
Package
Input
Voltage
3 = 3.3 V
7 = 3.0 V
ISM65 -
2 = 2.7 V
6 = 2.5 V
Sample Part Number:
Operating
Temperature
1 = 0° C to +70° C
6 = -10° C to +70° C
3 = -20° C to +70° C
4 = -30° C to +75° C
2 = -40° C to +85° C
ISM65 - 3159BH - 156.250
Output
8 = LVDS
9 = LVPECL
Symmetry
(Duty Cycle)
5 = 45 / 55 Max.
6 = 40 / 60 Max.
Stability
(in ppm)
**A =
±25
B =
±50
C =
±100
Enable /
Disable
H = Enable
Frequency
- 156.250 MHz
NOTE: A 0.01 µF bypass capacitor is recommended between Vcc (pin 6) and GND (pin 3) to minimize power supply noise.
*Frequency related, for additonal information contact your sales representative. ** Not available for all temperature ranges. *** Frequency, supply, and
load related parameters.
ILSI
America
Phone: 775-851-8880 • Fax: 775-851-8882• e-mail: e-mail@ilsiamerica.com • www.ilsiamerica.com
10/10_A
Specifications subject to change without notice
Page 1
Today at 10:30 am, Maxim Live Broadcast [IO-Link Solution]
IO-Link is the first open, fieldbus-independent, low-cost, point-to-point serial communication bus protocol for communicating with sensors and actuators. It has been adopted as an international standa...
EEWORLD社区 RF/Wirelessly
What is the principle of microcontroller programming?
I just want to instruct you that there is a program called bootloader. I hope you can help explain it to me. Thank you....
410598605 Embedded System
MCU Program
Is there anyone who can write programs? I need a microcontroller. If you can write one, please contact me on QQ 519098081 or mobile 18688134034. As long as the function is met, we are willing to coope...
thestrong Recruitment
Questions about timing of for or while loops!
Suppose I want to delay 0.1MS in the driver to control the hardware, but I don't want to use the timer. In the microcontroller, the way to do it is to write a for or while loop and block it there, doi...
holiday Embedded System
Interpretation of Mobile DreamNet charges for SMS, MMS and mobile Internet access
The mobile dream network services currently launched by China Mobile mainly include SMS, MMS, MO mobile Internet access, PDA smart phone portal, voice magazine, mobile salon, treasure box, ringtones, ...
xiaoxin RF/Wirelessly
【Design Tools】Signal Integrity Analysis in FPGA Development Board Design
Signal Integrity Analysis in FPGA Development Board Design Very good...
小笼包 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1947  2701  476  1543  2840  40  55  10  32  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号