IS61NLF25618EC-200TQL datasheet, PDF

Datasheet> All Categories > storage> storage> IS61NLF25618EC-200TQL

IS61NLF25618EC-200TQL: DescriptionZBT SRAM, 256KX18, 7.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, TQFP-100; Categorystorage storage; File Size3MB，40 Pages; ManufacturerISSI(Integrated Silicon Solution Inc.); Websitehttp://www.issi.com/; Environmental Compliance

Download Datasheet Parametric View All

IS61NLF25618EC-200TQL Overview

ZBT SRAM, 256KX18, 7.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, TQFP-100

IS61NLF25618EC-200TQL Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1249801408
Parts packaging code	QFP
package instruction	LQFP,
Contacts	100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	7.5 ns
JESD-30 code	R-PQFP-G100
JESD-609 code	e3
length	20 mm
memory density	4718592 bit
Memory IC Type	ZBT SRAM
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	100
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX18
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	10
width	14 mm

Preview

Download Datasheet

View All

IS61(4)NLF12836EC/IS61(4)NVF12836EC/IS61(4)NLF12832EC

IS61(4)NVF12832EC/IS61(4)NLF25618EC/IS61(4)NVF25618EC

128K x36/32 and 256K x18 4Mb, ECC, FLOW THROUGH 'NO WAIT'

STATE BUS SYNCHRONOUS SRAM

JUNE 2012

FEATURES

•

100 percent bus utilization

•

No wait cycles between Read and Write

•

Internal self-timed write cycle

•

Individual Byte Write Control

•

Single R/W (Read/Write) control pin

•

Clock controlled, registered address, data and

control

•

Interleaved or linear burst sequence control

using MODE input

•

Three chip enables for simple depth

expansion and address pipelining

•

Power Down mode

•

Common data inputs and data outputs

•

/CKE pin to enable clock and suspend

operation

•

JEDEC 100-pin TQFP, 165-ball PBGA and

119-ball PBGA packages

•

Power supply:

NLF: V

3.3V (± 5%), V

DDQ

3.3V/2.5V (± 5%)

NVF: V

2.5V (± 5%), V

DDQ

2.5V (± 5%)

•

JTAG Boundary Scan for PBGA packages

•

Industrial and Automotive temperature support

•

Lead-free available

•

Error Detection and Error Correction

DESCRIPTION

The 4Mb product family features high-speed, low-

power synchronous static RAMs designed to

provide a burstable, high-performance, 'no wait'

state, device for networking and communications

applications. They are organized as 128K words

by 36 bits and 256K words by 18 bits, fabricated

with

ISSI's

advanced CMOS technology.

Incorporating a 'no wait' state feature, wait cycles

are eliminated when the bus switches from read

to write, or write to read. This device integrates a

2-bit burst counter, high-speed SRAM core, and

high-drive capability outputs into a single

monolithic circuit.

All synchronous inputs pass through registers are

controlled by a positive-edge-triggered single

clock input. Operations may be suspended and all

synchronous inputs ignored when Clock Enable,

/CKE is HIGH. In this state the internal device will

hold their previous values.

All Read, Write and Deselect cycles are initiated

by the ADV input. When the ADV is HIGH the

internal burst counter is incremented. New

external addresses can be loaded when ADV is

LOW.

Write cycles are internally self-timed and are

initiated by the rising edge of the clock inputs and

when /WE is LOW. Separate byte enables allow

individual bytes to be written.

A burst mode pin (MODE) defines the order of the

burst sequence. When tied HIGH, the interleaved

burst sequence is selected. When tied LOW, the

linear burst sequence is selected.

-6.5

6.5

7.5

133

FAST ACCESS TIME

Symbol

tKQ

tKC

Parameter

Clock Access Time

Cycle time

Frequency

-7.5

7.5

8.5

117

Units

MHz

without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. 0A

6/13/2012

Recommended Resources

VH5162 Holiday Lights ASIC

TA7222AP audio IC circuit diagram

OM388B type circuit

Current expansion circuit with external transistor and external PNP switch tube circuit diagram

555 natural wind circuit with long timing

Three-phase motor two-speed 2Y/△ connection automatic control speed regulating circuit

There is a problem with the new version!: [i=s]This post was last edited by qwqwqw2088 on 2013-12-26 18:32[/i] When I put my mouse over the first two posts on the forum homepage , almost all of them have replies of "None". In fact, some of th...; qwqwqw2088 Suggestions & Announcements

Iar compilation: The iar project provided by the customer is similar to the general iar project, but there is one differenceSuch a configuration will result in an error when compiled. The .out file can be generated, b...; 蓦然回首qbb stm32/stm8

Testing and maintenance of switching power supply transformers: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]Most color TVs use switching power supply circuits because switching power supplies have the characteristics of high efficiency a...; lorant Mobile and portable

rk3568 latest core board + Android11: Core-3568 Quad-core high-performance AI core board V1.01. Product IntroductionQuad-core high-performance AI core board Core-3568JIt uses Rockchip's new generation 64-bit processor RK3568, integrating ...; qq7643066 Development Kits Review Area

How to reduce the frequency of S3C2410?: How to reduce the frequency of S3C2410? Does anyone know?...; xingcard Embedded System

Ask the experts, evc connect WINCE: Existing equipment: EVC installed under XP, crossover cable, and a real WINCE device. How can I debug the program written on EVC on the device? Thank you....; liuyiyuan Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components