IS61NVF25618EC-7.5B3 datasheet, PDF

Datasheet> All Categories > storage> storage> IS61NVF25618EC-7.5B3

IS61NVF25618EC-7.5B3: DescriptionZBT SRAM, 256KX18, 7.5ns, CMOS, PBGA165, 13 X 15 MM, TFBGA-165; Categorystorage storage; File Size2MB，40 Pages; ManufacturerISSI(Integrated Silicon Solution Inc.); Websitehttp://www.issi.com/

Download Datasheet Parametric View All

IS61NVF25618EC-7.5B3 Overview

ZBT SRAM, 256KX18, 7.5ns, CMOS, PBGA165, 13 X 15 MM, TFBGA-165

IS61NVF25618EC-7.5B3 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1247972044
package instruction	TBGA, BGA165,11X15,40
Reach Compliance Code	compliant
Country Of Origin	Mainland China, Taiwan
ECCN code	3A991.B.2.A
YTEOL	5.27
Maximum access time	7.5 ns
Maximum clock frequency (fCLK)	117 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B165
length	15 mm
memory density	4718592 bit
Memory IC Type	ZBT SRAM
memory width	18
Number of functions	1
Number of terminals	165
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX18
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TBGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE
Parallel/Serial	PARALLEL
power supply	2.5 V
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum standby current	0.035 A
Minimum standby current	2.38 V
Maximum slew rate	0.21 mA
Maximum supply voltage (Vsup)	2.625 V
Minimum supply voltage (Vsup)	2.375 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	13 mm

Preview

Download Datasheet

View All

IS61(4)NLF12836EC/IS61(4)NVF12836EC/IS61(4)NLF12832EC

IS61(4)NVF12832EC/IS61(4)NLF25618EC/IS61(4)NVF25618EC

128K x36/32 and 256K x18 4Mb, ECC, FLOW THROUGH 'NO WAIT'

STATE BUS SYNCHRONOUS SRAM

APRIL 2017

FEATURES

•

100 percent bus utilization

•

No wait cycles between Read and Write

•

Internal self-timed write cycle

•

Individual Byte Write Control

•

Single R/W (Read/Write) control pin

•

Clock controlled, registered address, data and

control

•

Interleaved or linear burst sequence control

using MODE input

•

Three chip enables for simple depth

expansion and address pipelining

•

Power Down mode

•

Common data inputs and data outputs

•

/CKE pin to enable clock and suspend

operation

•

JEDEC 100-pin QFP, 165-ball BGA and 119-

ball BGA packages

•

Power supply:

NLF: V

3.3V (± 5%), V

DDQ

3.3V/2.5V (± 5%)

NVF: V

2.5V (± 5%), V

DDQ

2.5V (± 5%)

•

JTAG Boundary Scan for BGA packages

•

Industrial and Automotive temperature support

•

Lead-free available

•

Error Detection and Error Correction

DESCRIPTION

The 4Mb product family features high-speed, low-

power synchronous static RAMs designed to

provide a burstable, high-performance, 'no wait'

state, device for networking and communications

applications. They are organized as 128K words

by 36 bits and 256K words by 18 bits, fabricated

with

ISSI's

advanced CMOS technology.

Incorporating a 'no wait' state feature, wait cycles

are eliminated when the bus switches from read

to write, or write to read. This device integrates a

2-bit burst counter, high-speed SRAM core, and

high-drive capability outputs into a single

monolithic circuit.

All synchronous inputs pass through registers are

controlled by a positive-edge-triggered single

clock input. Operations may be suspended and all

synchronous inputs ignored when Clock Enable,

/CKE is HIGH. In this state the internal device will

hold their previous values.

All Read, Write and Deselect cycles are initiated

by the ADV input. When the ADV is HIGH the

internal burst counter is incremented. New

external addresses can be loaded when ADV is

LOW.

Write cycles are internally self-timed and are

initiated by the rising edge of the clock inputs and

when /WE is LOW. Separate byte enables allow

individual bytes to be written.

A burst mode pin (MODE) defines the order of the

burst sequence. When tied HIGH, the interleaved

burst sequence is selected. When tied LOW, the

linear burst sequence is selected.

-6.5

6.5

7.5

133

FAST ACCESS TIME

Symbol

tKQ

tKC

Parameter

Clock Access Time

Cycle time

Frequency

-7.5

7.5

8.5

117

Units

MHz

without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. C2

04/21/2017

Recommended Resources

MC-1590 IF amplifier circuit diagram

High reliability universal timer (CC4518, CC4001) circuit

Precision series regulated power supply circuit diagram

KTY87 type temperature sensing transmission circuit

Clever use of LM386 as a two-color music lantern controller circuit diagram

555 pyroelectric infrared wireless remote control voice alarm device circuit

TI graphics library pnmtoc usage parameter problem: TI graphics library pnmtoc usage problem Use GIMP 2 to create an image and save it to pnm. How to determine the IMAGE_FMT_8BPP_UNCOMP parameter in the generated C file?...; 蓝雨夜 Microcontroller MCU

Huawei FPGA Design Complete Collection: https://download.eeworld.com.cn/detail/%E5%A4%9C%E7%81%AB%E6%98%93%E6%98%9F%E8%BE%B0aa/623783...; arui1999 Download Centre

Tell the story of your confession + a jackfruit tree: [i=s] This post was last edited by Changjianze1 on 2015-2-12 23:31 [/i] [font=黑体][size=4] Everyone has many stories of their own, [/size][/font] [font=黑体][size=4] many of which are hidden in the heart...; 常见泽1 Talking

DC-DC output capability: When choosing a DC-DC chip, how much margin do you need to reserve for the output current? I chose a 3A chip, and it was already heating up when it output 2A....; cxq742536574 Analog electronics

【Video Sharing】How to use IDM to control BLDC: Introduction to the use of IDM to control BLDC[flash]http://player.youku.com/player.php/sid/XNDExNDA4MzY4/v.swf[/flash]For more exciting TI videos, please follow my sharing: kiss:...; 德州仪器_视频 Microcontroller MCU

Recent hot selling products:: [mo] Recent hot selling products: 　　 78F0338 78F9418 78F9177 78F9189 78F0500 78F0511 78F0536 78F9222 78F9234 78F0138 78P064 78P0308 ATT7021 ATT7022A ATT7022B ATT7026A ATT7028A ATT7030A MAX3085 MAX148...; fighting Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components