IS61NVF25618EC-7.5TQ datasheet, PDF

Datasheet> All Categories > storage> storage> IS61NVF25618EC-7.5TQ

IS61NVF25618EC-7.5TQ: Description256K X 18 ZBT SRAM, 7.5ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LQFP-100; Categorystorage storage; File Size2MB，40 Pages; ManufacturerISSI(Integrated Silicon Solution Inc.); Websitehttp://www.issi.com/

Download Datasheet Parametric View All

IS61NVF25618EC-7.5TQ Overview

256K X 18 ZBT SRAM, 7.5ns, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LQFP-100

IS61NVF25618EC-7.5TQ Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1247972048
package instruction	14 X 20 MM, 1.40 MM HEIGHT, LQFP-100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	7.5 ns
Maximum clock frequency (fCLK)	117 MHz
I/O type	COMMON
JESD-30 code	R-PQFP-G100
length	20 mm
memory density	4718592 bit
Memory IC Type	ZBT SRAM
memory width	18
Number of functions	1
Number of terminals	100
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX18
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP100,.63X.87
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
power supply	2.5 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.035 A
Minimum standby current	2.38 V
Maximum slew rate	0.21 mA
Maximum supply voltage (Vsup)	2.625 V
Minimum supply voltage (Vsup)	2.375 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
width	14 mm

Preview

Download Datasheet

View All

IS61(4)NLF12836EC/IS61(4)NVF12836EC/IS61(4)NLF12832EC

IS61(4)NVF12832EC/IS61(4)NLF25618EC/IS61(4)NVF25618EC

128K x36/32 and 256K x18 4Mb, ECC, FLOW THROUGH 'NO WAIT'

STATE BUS SYNCHRONOUS SRAM

APRIL 2017

FEATURES

•

100 percent bus utilization

•

No wait cycles between Read and Write

•

Internal self-timed write cycle

•

Individual Byte Write Control

•

Single R/W (Read/Write) control pin

•

Clock controlled, registered address, data and

control

•

Interleaved or linear burst sequence control

using MODE input

•

Three chip enables for simple depth

expansion and address pipelining

•

Power Down mode

•

Common data inputs and data outputs

•

/CKE pin to enable clock and suspend

operation

•

JEDEC 100-pin QFP, 165-ball BGA and 119-

ball BGA packages

•

Power supply:

NLF: V

3.3V (± 5%), V

DDQ

3.3V/2.5V (± 5%)

NVF: V

2.5V (± 5%), V

DDQ

2.5V (± 5%)

•

JTAG Boundary Scan for BGA packages

•

Industrial and Automotive temperature support

•

Lead-free available

•

Error Detection and Error Correction

DESCRIPTION

The 4Mb product family features high-speed, low-

power synchronous static RAMs designed to

provide a burstable, high-performance, 'no wait'

state, device for networking and communications

applications. They are organized as 128K words

by 36 bits and 256K words by 18 bits, fabricated

with

ISSI's

advanced CMOS technology.

Incorporating a 'no wait' state feature, wait cycles

are eliminated when the bus switches from read

to write, or write to read. This device integrates a

2-bit burst counter, high-speed SRAM core, and

high-drive capability outputs into a single

monolithic circuit.

All synchronous inputs pass through registers are

controlled by a positive-edge-triggered single

clock input. Operations may be suspended and all

synchronous inputs ignored when Clock Enable,

/CKE is HIGH. In this state the internal device will

hold their previous values.

All Read, Write and Deselect cycles are initiated

by the ADV input. When the ADV is HIGH the

internal burst counter is incremented. New

external addresses can be loaded when ADV is

LOW.

Write cycles are internally self-timed and are

initiated by the rising edge of the clock inputs and

when /WE is LOW. Separate byte enables allow

individual bytes to be written.

A burst mode pin (MODE) defines the order of the

burst sequence. When tied HIGH, the interleaved

burst sequence is selected. When tied LOW, the

linear burst sequence is selected.

-6.5

6.5

7.5

133

FAST ACCESS TIME

Symbol

tKQ

tKC

Parameter

Clock Access Time

Cycle time

Frequency

-7.5

7.5

8.5

117

Units

MHz

without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. C2

04/21/2017

Recommended Resources

Load line and control line separate voltage regulator circuit diagram

Hitachi RM-1500VD rechargeable electric shaver circuit diagram

Voltage doubler rectifier electronic ballast circuit diagram

144MHz signal circuit of VSWR bridge

Refrigerator freezer defrost alarm

0～30V﹑3A stable current and voltage power supply circuit

I have a HS192*64-6 LCD, who has the detailed information about it? Thanks: I have a HS192*64-6 LCD. Does anyone have detailed information about it? I would like to use it. It would be best if there is information in C language....; lao3 Embedded System

Why is it so difficult to fill out the TI form?: I applied for the third time. It didn’t work. This time I even filled in the wrong phone number....; smallbird Microcontroller MCU

Well-known American EDA company in IC industry is recruiting! !: Well-known American EDA company in IC industry is recruiting! !The company's products are mainly analysis software for power consumption analysis and signal integrity, and it ranks fifth in the world ...; KT人才 Recruitment

How to give the clock signal to the ADC for serial data output?: For example, TI's ADS7883, from the data sheet I see that the data needs to be serially outputted based on the clock signal, so can this clock signal be simulated through software programming I/O port...; ABT TI Technology Forum

What chip is 6N137? Urgent!: What is the 6N137 chip? What is it used for? I need help!...; didi FPGA/CPLD

Xunwei i.MX6ULL terminator process basic exec function family: After using the fork function to create a child process, the child process often calls an exec function to execute another program. The child process is replaced by the new program, changing the addre...; 遥寄山川 ARM Technology

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components