IS64NLF25618EC-200TQLA3 datasheet, PDF

Datasheet> All Categories > storage> storage> IS64NLF25618EC-200TQLA3

IS64NLF25618EC-200TQLA3: DescriptionZBT SRAM, 256KX18, 7.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, TQFP-100; Categorystorage storage; File Size3MB，40 Pages; ManufacturerISSI(Integrated Silicon Solution Inc.); Websitehttp://www.issi.com/; Environmental Compliance

Download Datasheet Parametric View All

IS64NLF25618EC-200TQLA3 Overview

ZBT SRAM, 256KX18, 7.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, TQFP-100

IS64NLF25618EC-200TQLA3 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1249801523
Parts packaging code	QFP
package instruction	LQFP,
Contacts	100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	7.5 ns
JESD-30 code	R-PQFP-G100
JESD-609 code	e3
length	20 mm
memory density	4718592 bit
Memory IC Type	ZBT SRAM
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	100
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
organize	256KX18
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	10
width	14 mm

Preview

Download Datasheet

View All

IS61(4)NLF12836EC/IS61(4)NVF12836EC/IS61(4)NLF12832EC

IS61(4)NVF12832EC/IS61(4)NLF25618EC/IS61(4)NVF25618EC

128K x36/32 and 256K x18 4Mb, ECC, FLOW THROUGH 'NO WAIT'

STATE BUS SYNCHRONOUS SRAM

JUNE 2012

FEATURES

•

100 percent bus utilization

•

No wait cycles between Read and Write

•

Internal self-timed write cycle

•

Individual Byte Write Control

•

Single R/W (Read/Write) control pin

•

Clock controlled, registered address, data and

control

•

Interleaved or linear burst sequence control

using MODE input

•

Three chip enables for simple depth

expansion and address pipelining

•

Power Down mode

•

Common data inputs and data outputs

•

/CKE pin to enable clock and suspend

operation

•

JEDEC 100-pin TQFP, 165-ball PBGA and

119-ball PBGA packages

•

Power supply:

NLF: V

3.3V (± 5%), V

DDQ

3.3V/2.5V (± 5%)

NVF: V

2.5V (± 5%), V

DDQ

2.5V (± 5%)

•

JTAG Boundary Scan for PBGA packages

•

Industrial and Automotive temperature support

•

Lead-free available

•

Error Detection and Error Correction

DESCRIPTION

The 4Mb product family features high-speed, low-

power synchronous static RAMs designed to

provide a burstable, high-performance, 'no wait'

state, device for networking and communications

applications. They are organized as 128K words

by 36 bits and 256K words by 18 bits, fabricated

with

ISSI's

advanced CMOS technology.

Incorporating a 'no wait' state feature, wait cycles

are eliminated when the bus switches from read

to write, or write to read. This device integrates a

2-bit burst counter, high-speed SRAM core, and

high-drive capability outputs into a single

monolithic circuit.

All synchronous inputs pass through registers are

controlled by a positive-edge-triggered single

clock input. Operations may be suspended and all

synchronous inputs ignored when Clock Enable,

/CKE is HIGH. In this state the internal device will

hold their previous values.

All Read, Write and Deselect cycles are initiated

by the ADV input. When the ADV is HIGH the

internal burst counter is incremented. New

external addresses can be loaded when ADV is

LOW.

Write cycles are internally self-timed and are

initiated by the rising edge of the clock inputs and

when /WE is LOW. Separate byte enables allow

individual bytes to be written.

A burst mode pin (MODE) defines the order of the

burst sequence. When tied HIGH, the interleaved

burst sequence is selected. When tied LOW, the

linear burst sequence is selected.

-6.5

6.5

7.5

133

FAST ACCESS TIME

Symbol

tKQ

tKC

Parameter

Clock Access Time

Cycle time

Frequency

-7.5

7.5

8.5

117

Units

MHz

without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. 0A

6/13/2012

Recommended Resources

Op amp clamp circuit

T68 horizontal boring machine upper power distribution board wiring diagram circuit

Secondary frequency conversion SSB/CW receiver

LED-serial LED digital tube dynamic scanning display circuit (common anode)

Frequency converter speed regulating circuit with tracking setting box

Great Wall program-controlled leaf fan circuit

Practical electronic scale: [i=s] This post was last edited by paulhyde on 2014-9-15 09:38 [/i] After two days of hard work, it finally workedThere are procedures, there are real-time explanations...; poly Electronics Design Contest

On the Army Day, I salute all the soldiers! Happy holidays!: The Army Day is here, I wish all the soldiers a happy holiday! Your protection makes our life stable! {:1_139:} You've worked hard!!! Did you watch the military parade yesterday? I found a complete vi...; okhxyyo Talking

Urgently seeking talents!!!: Hello everyone! I am a headhunting company in Beijing. We have dozens of communication positions waiting for you! If you are interested, please contact me. If you are suitable, we will recommend you i...; longcaojiao Embedded System

Problems with compiling camera acquisition programs under PXA255: 0: ELF 32-bit LSB shared object, ARM, version 1 (ARM), not stripped [root@localhost lib]# file libjpeg.so.62.0.0 libjpeg.so.62.0.0: ELF 32-bit LSB shared object, ARM, version 1 (ARM), not stripped vid...; tianhao Embedded System

Performance Comparison of Integrated RF Mixers and Passive Mixer Solutions: Abstract: This application note compares the overall performance of integrated RF mixers and passive mixers, discusses the key features of both solutions, and identifies the main advantages of integra...; 吸铁石上 RF/Wirelessly

How are these two packages packaged?: [size=5]T40 and R40, how to package these two electronic components on 99SE? How to make them if there is no component library? I am using 99se! Please give me some advice, thank you! ! ! ! [/size]...; m1234555 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components