IS64NLF25618EC-6.5B2LA3 datasheet, PDF

Datasheet> All Categories > storage> storage> IS64NLF25618EC-6.5B2LA3

IS64NLF25618EC-6.5B2LA3: DescriptionZBT SRAM, 256KX18, 6.5ns, CMOS, PBGA119, 14 X 22 MM, 2.15 MM HEIGHT, LEAD FREE, PLASTIC, MS-028, BGA-119; Categorystorage storage; File Size2MB，40 Pages; ManufacturerISSI(Integrated Silicon Solution Inc.); Websitehttp://www.issi.com/; Environmental Compliance

Download Datasheet Parametric View All

IS64NLF25618EC-6.5B2LA3 Overview

ZBT SRAM, 256KX18, 6.5ns, CMOS, PBGA119, 14 X 22 MM, 2.15 MM HEIGHT, LEAD FREE, PLASTIC, MS-028, BGA-119

IS64NLF25618EC-6.5B2LA3 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1247972350
package instruction	HBGA, BGA119,7X17,50
Reach Compliance Code	compliant
Country Of Origin	Mainland China, Taiwan
ECCN code	3A991.B.2.A
YTEOL	5
Maximum access time	6.5 ns
Maximum clock frequency (fCLK)	133 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B119
length	22 mm
memory density	4718592 bit
Memory IC Type	ZBT SRAM
memory width	18
Number of functions	1
Number of terminals	119
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
organize	256KX18
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	HBGA
Encapsulate equivalent code	BGA119,7X17,50
Package shape	RECTANGULAR
Package form	GRID ARRAY, HEAT SINK/SLUG
Parallel/Serial	PARALLEL
power supply	2.5/3.3,3.3 V
Certification status	Not Qualified
Filter level	AEC-Q100
Maximum seat height	3.5 mm
Maximum standby current	0.06 A
Minimum standby current	3.14 V
Maximum slew rate	0.285 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
width	14 mm

Preview

Download Datasheet

View All

IS61(4)NLF12836EC/IS61(4)NVF12836EC/IS61(4)NLF12832EC

IS61(4)NVF12832EC/IS61(4)NLF25618EC/IS61(4)NVF25618EC

128K x36/32 and 256K x18 4Mb, ECC, FLOW THROUGH 'NO WAIT'

STATE BUS SYNCHRONOUS SRAM

DECEMBER 2012

FEATURES

•

100 percent bus utilization

•

No wait cycles between Read and Write

•

Internal self-timed write cycle

•

Individual Byte Write Control

•

Single R/W (Read/Write) control pin

•

Clock controlled, registered address, data and

control

•

Interleaved or linear burst sequence control

using MODE input

•

Three chip enables for simple depth

expansion and address pipelining

•

Power Down mode

•

Common data inputs and data outputs

•

/CKE pin to enable clock and suspend

operation

•

JEDEC 100-pin TQFP, 165-ball PBGA and

119-ball PBGA packages

•

Power supply:

NLF: V

3.3V (± 5%), V

DDQ

3.3V/2.5V (± 5%)

NVF: V

2.5V (± 5%), V

DDQ

2.5V (± 5%)

•

JTAG Boundary Scan for PBGA packages

•

Industrial and Automotive temperature support

•

Lead-free available

•

Error Detection and Error Correction

DESCRIPTION

The 4Mb product family features high-speed, low-

power synchronous static RAMs designed to

provide a burstable, high-performance, 'no wait'

state, device for networking and communications

applications. They are organized as 128K words

by 36 bits and 256K words by 18 bits, fabricated

with

ISSI's

advanced CMOS technology.

Incorporating a 'no wait' state feature, wait cycles

are eliminated when the bus switches from read

to write, or write to read. This device integrates a

2-bit burst counter, high-speed SRAM core, and

high-drive capability outputs into a single

monolithic circuit.

All synchronous inputs pass through registers are

controlled by a positive-edge-triggered single

clock input. Operations may be suspended and all

synchronous inputs ignored when Clock Enable,

/CKE is HIGH. In this state the internal device will

hold their previous values.

All Read, Write and Deselect cycles are initiated

by the ADV input. When the ADV is HIGH the

internal burst counter is incremented. New

external addresses can be loaded when ADV is

LOW.

Write cycles are internally self-timed and are

initiated by the rising edge of the clock inputs and

when /WE is LOW. Separate byte enables allow

individual bytes to be written.

A burst mode pin (MODE) defines the order of the

burst sequence. When tied HIGH, the interleaved

burst sequence is selected. When tied LOW, the

linear burst sequence is selected.

-6.5

6.5

7.5

133

FAST ACCESS TIME

Symbol

tKQ

tKC

Parameter

Clock Access Time

Cycle time

Frequency

-7.5

7.5

8.5

117

Units

MHz

without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A

12/21/2012

Recommended Resources

Insulation Basics: Choosing the Right Insulation Solution for Your Application

Energy-saving motorcycle rectifier regulator circuit diagram

Telephone busy indication circuit

light remote control switch

555 TV program monitoring and timing conversion circuit

Current control circuit using discrete transistors

XMC4700 Relax 5V shield Review 3: [i=s] This post was last edited by freebsder on 2017-12-19 18:43 [/i] [align=left][font=宋体][size=4]To be continued. Previously, I briefly analyzed the small board in this review and briefly outlined t...; freebsder MCU

Best FPGAs and Dedicated DSPs: [size=4] The ubiquitous adoption of video and still images, as well as the growing demand for configurable systems such as software radio, continue to drive the expansion of DSP applications. Many app...; Jacktang DSP and ARM Processors

Garbled characters appear when MC35I dials up to the Internet: I connected a MC35IT to the PC serial port and wanted to use AT commands to dial up the GPRS network, but failed. The results are as follows: OK at+cgatt=1 OK at+cgdcont=1,"ip","cmnet" OK at+cgact=1 O...; a8200845 Embedded System

Analyze the cause of the error: #include #define uchar unsigned char //Define for easy use#define uint unsigned int unsigned char dis1[]="0123456789"; unsigned int result1_start,result1_end; unsigned char index=0; unsigned int temp;...; 沉浮大师 Microcontroller MCU

I drew a board with Allegro and I want your opinions.: I used Allegro to draw a minimum system board of C8051F432. This microcontroller has USB. There are many details about PCB that I don't understand. I hope you can give me some suggestions....; flashtt PCB Design

Why did the file I downloaded from this forum become only a dozen KB?: The PDF or compressed file is several MB, but it is only 10K after downloading. I use QQ Tornado to download it. What is going on?...; gump915 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components