201P22W564NM4H datasheet, PDF - EEWORLD Datasheet

201P22W564NM4H: DescriptionCeramic Capacitor, Ceramic, 200V, 30% +Tol, 30% -Tol, X7R, -/+15ppm/Cel TC, 0.56uF,; CategoryPassive components capacitor; File Size836KB，6 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

201P22W564NM4H Overview

Ceramic Capacitor, Ceramic, 200V, 30% +Tol, 30% -Tol, X7R, -/+15ppm/Cel TC, 0.56uF,

Parameter Name	Attribute value
Objectid	863436129
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.7
capacitance	0.56 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	8.89 mm
JESD-609 code	e0
length	37.91 mm
negative tolerance	30%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
positive tolerance	30%
Rated (DC) voltage (URdc)	200 V
series	P(SMT)
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40)
width	22.098 mm

What is the meaning and setting of stm32DMA's buffersize?: Does Buffersize specifically refer to the size of the buffer (buffer size in bytes) or the number of buffers (buffers of specified width (DMA_PeripheralDataSize or DMA_MemoryDataSize))?The manual stat...; lixinqing stm32/stm8

A Brief Discussion on Digital Signal Processor: A Brief Discussion on Digital Signal ProcessorLiu Yinbi Lu Bin Wang LiangAbstract : This paper summarizes and analyzes digital signal processors, covers the development of digital signal processors, a...; fighting DSP and ARM Processors

Question + EMIFA interface clock output: DSP and FPGA communicate through the EMIFA interface. After PLL configuration and EMIFA configuration, the clock output signal of DSP cannot be detected. What is the reason?...; liujia080211114 DSP and ARM Processors

Forbes History of the Computer Revolution: Jeffrey YoungElectronic assembly products and microcomputersIn the late 20th century, as the space race intensified and the pace of the electronic age accelerated, microprocessors made the integration...; fighting Analog electronics

BlueNRG maximum throughput test [ST theme month]: [size=3]First, let’s look at the picture: [/size] [align=center][size=3][/size][/align] [align=left][align=left][size=3][font=宋体] The above picture uses two [/font]NUCLEO-STM32L053[font=宋体], one [/fon...; lb8820265 stm32/stm8

Consultation on FPGA job search: I am going to be a senior in college and will soon be looking for a job. I would like to ask experienced seniors, which companies have better prospects in FPGA? And if possible, can you tell me about ...; emnqsu FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components