®
LY62L25616
Rev. 2.3
256K X 16 BIT LOW POWER CMOS SRAM
REVISION HISTORY
Revision
Rev. 1.0
Rev. 2.0
Rev. 2.1
Rev. 2.2
Description
Initial Issue
Revised I
SB(max) :
0.5mA => 1.25mA
Revised Package Outline Dimension(TSOP-II)
Deleted L Spec.
Added SL Spec.
Revised Test Condition of I
CC
/I
SB1
/I
DR
Revised V
TERM
to V
T1
and V
T2
Revised I
DR
Issue Date
Jul.25.2004
May.11.2006
Apr.12.2007
Nov.8.2007
Rev. 2.3
Mar.21.2008
Lyontek Inc.
reserves the rights to change the specifications and products without notice.
40 Hsuch-Fu Rd., Hsinchu, Taiwan.
TEL: 886-3-5165511
FAX: 886-3-5165522
0
®
LY62L25616
Rev. 2.3
256K X 16 BIT LOW POWER CMOS SRAM
GENERAL DESCRIPTION
The LY62L25616 is a 4,194,304-bit low power
CMOS static random access memory organized as
262,144 words by 16 bits. It is fabricated using very
high performance, high reliability CMOS technology.
Its standby current is stable within the range of
operating temperature.
The LY62L25616 is well designed for low power
application, and particularly well suited for battery
back-up nonvolatile memory application.
The LY62L25616 operates from a single power
supply of 2.7V ~ 3.6V and all inputs and outputs are
fully TTL compatible
FEATURES
Fast access time : 45/55/70ns
Low power consumption:
Operating current : 40/30/20mA (TYP.)
Standby current : 2μA (TYP.) LL-version
1μA (TYP.) SL-version
Single 2.7V ~ 3.6V power supply
All inputs and outputs TTL compatible
Fully static operation
Tri-state output
Data byte control : LB# (DQ0 ~ DQ7)
UB# (DQ8 ~ DQ15)
Data retention voltage : 1.5V (MIN.)
Lead free and green package available
Package : 44-pin 400 mil TSOP-II
48-ball 6mm x 8mm TFBGA
PRODUCT FAMILY
Product
Family
LY62L25616
LY62L25616(E)
LY62L25616(I)
Operating
Temperature
0 ~ 70℃
-20 ~ 80℃
-40 ~ 85℃
Vcc Range
2.7 ~ 3.6V
2.7 ~ 3.6V
2.7 ~ 3.6V
Speed
45/55/70ns
45/55/70ns
45/55/70ns
Power Dissipation
Standby(I
SB1,
TYP.) Operating(Icc,TYP.)
2µA(LL)/1µA(SL)
40/30/20mA
2µA(LL)/1µA(SL)
40/30/20mA
2µA(LL)/1µA(SL)
40/30/20mA
FUNCTIONAL BLOCK DIAGRAM
PIN DESCRIPTION
SYMBOL
DESCRIPTION
Address Inputs
Chip Enable Input
Write Enable Input
Output Enable Input
Lower Byte Control
Upper Byte Control
Power Supply
Ground
Vcc
Vss
A0 - A17
CE#
WE#
OE#
LB#
UB#
V
CC
DQ0 – DQ15 Data Inputs/Outputs
DECODER
256Kx16
MEMORY ARRAY
A0-A17
DQ0-DQ7
Lower Byte
DQ8-DQ15
Upper Byte
V
SS
I/O DATA
CIRCUIT
COLUMN I/O
CE#
WE#
OE#
LB#
UB#
CONTROL
CIRCUIT
Lyontek Inc.
reserves the rights to change the specifications and products without notice.
40 Hsuch-Fu Rd., Hsinchu, Taiwan.
TEL: 886-3-5165511
FAX: 886-3-5165522
1
®
LY62L25616
Rev. 2.3
256K X 16 BIT LOW POWER CMOS SRAM
PIN CONFIGURATION
A4
A3
A2
A1
A0
CE#
DQ0
DQ1
DQ2
DQ3
Vcc
Vss
DQ4
DQ5
DQ6
DQ7
WE#
A17
A16
A15
A14
A13
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
TSOP II
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A5
A6
A7
OE#
UB#
LB#
DQ15
DQ14
DQ13
DQ12
Vss
Vcc
DQ11
DQ10
DQ9
DQ8
NC
A8
A9
A10
A11
A12
ABSOLUTE MAXIMUN RATINGS*
PARAMETER
Voltage on V
CC
relative to V
SS
Voltage on any other pin relative to V
SS
Operating Temperature
Storage Temperature
Power Dissipation
DC Output Current
Soldering Temperature (under 10 sec)
SYMBOL
V
T1
V
T2
T
A
T
STG
P
D
I
OUT
T
SOLDER
RATING
-0.5 to 4.6
-0.5 to V
CC
+0.5
0 to 70(C grade)
-20 to 80(E grade)
-40 to 85(I grade)
-65 to 150
1
50
260
UNIT
V
V
℃
℃
W
mA
℃
*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress
rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this
specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.
Lyontek Inc.
reserves the rights to change the specifications and products without notice.
40 Hsuch-Fu Rd., Hsinchu, Taiwan.
TEL: 886-3-5165511
FAX: 886-3-5165522
LY62L25616
A
B
C
D
E
F
G
H
LB# OE#
DQ8 UB#
A0
A3
A1
A4
A6
A7
A2
NC
CE# DQ0
DQ1 DQ2
DQ3 Vcc
DQ9 DQ10 A5
Vss DQ11 A17
Vcc DQ12 NC
DQ14 DQ13 A14
DQ15 NC
NC
A8
A12
A9
A16 DQ4 Vss
A15 DQ5 DQ6
A13 WE# DQ7
A10
A11
NC
1
2
3
4
TFBGA
5
6
2
®
LY62L25616
Rev. 2.3
256K X 16 BIT LOW POWER CMOS SRAM
TRUTH TABLE
MODE
Standby
Output Disable
Read
CE#
H
X
L
L
L
L
L
L
L
L
OE#
X
X
H
H
L
L
L
X
X
X
WE# LB#
X
X
H
H
H
H
H
L
L
L
X
H
L
X
L
H
L
L
H
L
UB#
X
H
X
L
H
L
L
H
L
L
I/O OPERATION
DQ0-DQ7
DQ8-DQ15
High – Z
High – Z
High – Z
High – Z
High – Z
High – Z
High – Z
High – Z
D
OUT
High – Z
High – Z
D
OUT
D
OUT
D
OUT
D
IN
High – Z
High – Z
D
IN
D
IN
D
IN
SUPPLY CURRENT
I
SB
,I
SB1
I
CC
,I
CC1
I
CC
,I
CC1
Write
Note:
I
CC
,I
CC1
H = V
IH
, L = V
IL
, X = Don't care.
DC ELECTRICAL CHARACTERISTICS
SYMBOL
TEST CONDITION
PARAMETER
Supply Voltage
V
CC
*1
Input High Voltage
V
IH
*2
Input Low Voltage
V
IL
Input Leakage Current
I
LI
V
CC
≧
V
IN
≧
V
SS
Output Leakage
V
CC
≧
V
OUT
≧
V
SS
,
I
LO
Current
Output Disabled
Output High Voltage
V
OH
I
OH
= -1mA
Output Low Voltage
V
OL
I
OL
= 2mA
- 45
Cycle time = Min.
I
CC
CE# = V
IL
, I
I/O
= 0mA
- 55
Other pins at V
IL
or V
IH
- 70
Average Operating
Power supply Current
Cycle time = 1µs
I
CC1
CE# = 0.2V , I
I/O
= 0mA
Other pins at 0.2V or V
CC
- 0.2V
I
SB
CE# = V
IH
-LL
Standby Power
CE#
≧
V
CC
- 0.2V
-LLE/-LLI
Supply Current
I
SB1
Other pins at
-SL
0.2V or V
CC
- 0.2V
-SLE/-SLI
Notes:
1. V
IH
(max) = V
CC
+ 3.0V for pulse width less than 10ns.
2. V
IL
(min) = V
SS
- 3.0V for pulse width less than 10ns.
3. Over/Undershoot specifications are characterized, not 100% tested.
4. Typical values are included for reference only and are not guaranteed or tested.
Typical valued are measured at V
CC
= V
CC
(TYP.) and T
A
= 25℃
MIN.
2.7
2.2
- 0.2
-1
-1
2.2
-
-
-
-
-
-
-
-
-
-
TYP.
3.0
-
-
-
-
2.7
-
40
30
20
4
0.3
2
2
1
1
*4
MAX.
3.6
V
CC
+0.3
0.6
1
1
-
0.4
50
40
30
5
1.25
15
20
10
12
UNIT
V
V
V
µA
µA
V
V
mA
mA
mA
mA
mA
µA
µA
µA
µA
CAPACITANCE
(T
A
= 25
℃
, f = 1.0MHz)
PARAMETER
Input Capacitance
Input/Output Capacitance
SYMBOL
C
IN
C
I/O
MIN.
-
-
MAX
6
8
UNIT
pF
pF
Note : These parameters are guaranteed by device characterization, but not production tested.
Lyontek Inc.
reserves the rights to change the specifications and products without notice.
40 Hsuch-Fu Rd., Hsinchu, Taiwan.
TEL: 886-3-5165511
FAX: 886-3-5165522
3
®
LY62L25616
Rev. 2.3
256K X 16 BIT LOW POWER CMOS SRAM
AC TEST CONDITIONS
Input Pulse Levels
Input Rise and Fall Times
Input and Output Timing Reference Levels
Output Load
0.2V to V
CC
- 0.2V
3ns
1.5V
C
L
= 30pF + 1TTL, I
OH
/I
OL
= -1mA/2mA
AC ELECTRICAL CHARACTERISTICS
(1) READ CYCLE
PARAMETER
Read Cycle Time
Address Access Time
Chip Enable Access Time
Output Enable Access Time
Chip Enable to Output in Low-Z
Output Enable to Output in Low-Z
Chip Disable to Output in High-Z
Output Disable to Output in High-Z
Output Hold from Address Change
LB#, UB# Access Time
LB#, UB# to High-Z Output
LB#, UB# to Low-Z Output
(2) WRITE CYCLE
PARAMETER
Write Cycle Time
Address Valid to End of Write
Chip Enable to End of Write
Address Set-up Time
Write Pulse Width
Write Recovery Time
Data to Write Time Overlap
Data Hold from End of Write Time
Output Active from End of Write
Write to Output in High-Z
LB#, UB# Valid to End of Write
SYM.
t
RC
t
AA
t
ACE
t
OE
t
CLZ
*
t
OLZ
*
t
CHZ
*
t
OHZ
*
t
OH
t
BA
t
BHZ
*
t
BLZ
*
LY62L25616-45 LY62L25616-55 LY62L25616-70 UNIT
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
45
-
55
-
70
-
ns
-
45
-
55
-
70
ns
-
45
-
55
-
70
ns
-
25
-
30
-
35
ns
10
-
10
-
10
-
ns
5
-
5
-
5
-
ns
-
15
-
20
-
25
ns
-
15
-
20
-
25
ns
10
-
10
-
10
-
ns
-
45
-
55
-
70
ns
-
20
-
25
-
30
ns
10
-
10
-
10
-
ns
SYM.
t
WC
t
AW
t
CW
t
AS
t
WP
t
WR
t
DW
t
DH
t
OW
*
t
WHZ
*
t
BW
LY62L25616-45 LY62L25616-55 LY62L25616-70
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
45
-
55
-
70
-
40
-
50
-
60
-
40
-
50
-
60
-
0
-
0
-
0
-
35
-
45
-
55
-
0
-
0
-
0
-
20
-
25
-
30
-
0
-
0
-
0
-
5
-
5
-
5
-
-
15
-
20
-
25
35
-
45
-
60
-
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
*These parameters are guaranteed by device characterization, but not production tested.
Lyontek Inc.
reserves the rights to change the specifications and products without notice.
40 Hsuch-Fu Rd., Hsinchu, Taiwan.
TEL: 886-3-5165511
FAX: 886-3-5165522
4
京公网安备 11010802033920号
EEWORLD
