EEWORLDEEWORLDEEWORLD

Part Number

Search

MT9VDDF6472Y-265

Description
DDR DRAM Module, 64MX72, 0.75ns, CMOS, PDMA184,
Categorystorage    storage   
File Size736KB,34 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Environmental Compliance
Download Datasheet Parametric View All

MT9VDDF6472Y-265 Overview

DDR DRAM Module, 64MX72, 0.75ns, CMOS, PDMA184,

MT9VDDF6472Y-265 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid104024040
package instructionDIMM, DIMM184
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL4.75
Maximum access time0.75 ns
Maximum clock frequency (fCLK)133 MHz
I/O typeCOMMON
JESD-30 codeR-PDMA-N184
memory density4831838208 bit
Memory IC TypeDDR DRAM MODULE
memory width72
Number of terminals184
word count67108864 words
character code64000000
Maximum operating temperature70 °C
Minimum operating temperature
organize64MX72
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeDIMM
Encapsulate equivalent codeDIMM184
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
power supply2.5 V
Certification statusNot Qualified
refresh cycle8192
Maximum standby current0.045 A
Maximum slew rate3.15 mA
Nominal supply voltage (Vsup)2.5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
256MB, 512MB (x72, ECC, SR)
184-PIN DDR SDRAM RDIMM
DDR SDRAM
REGISTERED DIMM
Features
• 184-pin, dual, in-line memory module (DIMM)
• Fast data transfer rates: PC1600, PC2100, or PC2700
• Utilizes 200 MT/s, 266 MT/s, and 333 MT/s DDR
SDRAM components
• Registered Inputs with one-clock delay
• Phase-lock loop (PLL) clock driver to reduce loading
• Supports ECC error detection and correction
• 256MB (32 Meg x 72); and 512MB (64 Meg x 72)
• V
DD
= V
DDQ
= +2.5V
• V
DDSPD
= +2.3V to +3.6V
• 2.5V I/O (SSTL_2 compatible)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
• Internal, pipelined double data rate (DDR)
architecture; two data accesses per clock cycle
• Bidirectional data strobe (DQS) transmitted/received
with data—i.e., source-synchronous data capture
• Differential clock inputs CK and CK#
• Four internal device banks for concurrent operation
• Programmable burst lengths: 2, 4, or 8
• Auto precharge option
• Auto Refresh and Self Refresh Modes
• 7.8125µs maximum average periodic refresh
interval
• Serial Presence-Detect (SPD) with EEPROM
• Programmable READ CAS latency
• Gold edge contacts
OPTIONS
MARKING
MT9VDDF3272 – 256MB
MT9VDDF6472 – 512MB
For the latest data sheet, please refer to the Micron
Web
site:
www.micron.com/products/modules
Figure 1: 184-Pin DIMM (MO-206)
Low-Profile 1.125in. (28.58mm) 256MB
Low-Profile 1.125in. (28.58mm) 512MB
Very Low-Profile 0.72in. (18.29mm)
OPTIONS
MARKING
• Operating Temperature Range
Commercial (0°C
T
A
+70°C)
Industrial (-40°C
T
A
+85°C)
• Package
184-pin DIMM (standard)
184-pin DIMM (lead-free)
1
• Memory Clock, Speed, CAS Latency
2
6ns (167 MHz), 333 MT/s, CL = 2.5
7.5ns (133 MHz), 266 MT/s, CL = 2
7.5ns (133 MHz), 266 MT/s, CL = 2
7.5ns (133 MHz), 266 MT/s, CL = 2.5
10ns (100 MHz), 200 MT/s, CL = 2
• PCB
Low-Profile 1.125in. (28.58mm)
Very Low-Profile 0.72in. (18.29mm)
NOTE:
G
Y
-335
-262
1
-26A
1
-265
-202
none
I
1
1. Contact Micron for product availability.
2. CL = CAS (READ) Latency; Registered mode will
add one clock cycle to CL.
Table 1:
Address Table
256MB
512MB
8K
8K (A0–A12)
4 (BA0, BA1)
512Mb (64 Meg x 8)
2K (A0–A9, A11)
1 (S0#)
8K
8K (A0–A12)
4 (BA0, BA1)
256Mb (32 Meg x 8)
1K (A0–A9)
1 (S0#)
Refresh Count
Row Addressing
Device Bank Addressing
Device Configuration
Column Addressing
Module Rank Addressing
pdf: 09005aef80e119b2, source: 09005aef807d56a1
DDF9C32_64x72G.fm - Rev. B 9/04 EN
1
©2004 Micron Technology, Inc. All rights reserved.
PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE.
Problems in writing streaming driver for S3C2440 bus control
I want to use nGCS2 as chip select, LDADDR0-LDADDR7 as address lines, and LDDATA0-LDDATA7 as data lines to read and write data to the CPLD. So I defined the following structure: #define NGCS2_BASE 0XA...
sswd Embedded System
Power chip
What determines the driving current of the power chip?...
zhonghuadianzie PCB Design
Comparison of MCU Series --- M0 and M3
Difference between Cortex-M3 and Cortex-M0ARM architecture has been divided into three series: A/R/M since v6. Both CM0 and CM3 belong to the M series. CortexM0 is based on v6 architecture; CortexM3 i...
彪悍的熊猫 Microcontroller MCU
Ideas determine the way out--Detailed explanation of keyboard scanning
Key scanning is a problem that everyone who works on microcontrollers will encounter, and it is also a basic skill that a developer must have. Let's start with the most basic. Hereby declare that ther...
liuxq8079 MCU
MCU experts come in and spend money to find someone to program
I want to turn it into a program, but I don't know how much it will cost. Can an expert help me with the price range? The functions of the instrument are as follows: 1. The pressure measured by the pr...
awp007 MCU
Seeking Keil C51 V4.0
unsigned char xdata a[10] _at_ 0x3000; This code has an error when compiled, AT.C(6): error C274: 'a': absolute specifier illegal 'a' is illegal. 10.00 Librarian: LIB51.Exe V4.24 Hex Converter: OH51.E...
wy3168 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1961  2639  1687  1807  640  40  54  34  37  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号