CL10C391JC8ALNC datasheet, PDF

CL10C391JC8ALNC: DescriptionCeramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, -/+30ppm/Cel TC, 0.00039uF, 0603,; CategoryPassive components capacitor; File Size509KB，31 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/; Environmental Compliance

Download Datasheet Parametric View All

CL10C391JC8ALNC Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, -/+30ppm/Cel TC, 0.00039uF, 0603,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	817846616
package instruction	, 0603
Reach Compliance Code	compliant
Country Of Origin	Mainland China, Philippines, South Korea
ECCN code	EAR99
YTEOL	2
capacitance	0.00039 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.8 mm
JESD-609 code	e3
length	1.6 mm
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR
positive tolerance	5%
Rated (DC) voltage (URdc)	100 V
series	CL10(C0G,100V)
size code	0603
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
width	0.8 mm

Multilayer Ceramic Capacitor

- High Voltage -

STC89C52 serial port sends XDATA area data very strange problem! ~: I use the serial port to send an array, the sending function is as follows: void Uart_Init() //Initialize UART { SCON =0x58; //Select the serial port working mode, turn on the receiving permission TMO...; mary1127 Embedded System

C6746 Compilation error INTERNAL ERROR: no match for ASG: A C6746 project was built in CCS3.3, and the relevant registers were defined in the header file extern cregister volatile Uint32 AMR; /* Address Mode Register */ extern cregister volatile Uint32 CSR; ...; carol DSP and ARM Processors

Implementing UART with FPGA: I recently read a book and found an example of using FPGA to implement UART communication. So I tried it on my own experimental board. But there is one problem that has not been solved: my clock is 50...; heningbo FPGA/CPLD

Tell you a good habit: Click save once every 5 minutes and back up the working project folder twice each time!No matter it's software design or hardware design, or something else, anyway, once you open the software, you hav...; 虚V界 Talking about work

EEWORLD University Hall----Basics of Power Electronics at Southeast University: Southeast University Power Electronics Fundamentals : https://training.eeworld.com.cn/course/4044...; 老白菜 Power technology

Filter circuit: How to build a reasonable filter circuit with LM358...; lwxjy Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components