EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3521AE-2C3281AC1.000000T

Description
LVDS Output Clock Oscillator, 1MHz Nom, QFN, 10 PIN
CategoryPassive components    oscillator   
File Size1MB,45 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3521AE-2C3281AC1.000000T Overview

LVDS Output Clock Oscillator, 1MHz Nom, QFN, 10 PIN

SIT3521AE-2C3281AC1.000000T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145145635930
package instructionLCC10,.12X.2,50/40
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.29
Other featuresENABLE/DISABLE FUNCTION
maximum descent time0.47 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency1 MHz
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM
Encapsulate equivalent codeLCC10,.12X.2,50/40
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.47 ns
Maximum supply voltage3.08 V
Minimum supply voltage2.52 V
Nominal supply voltage2.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
Description
The
SiT3521
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Features
Any-frequency mode where the clock output can be
re-programmed to any frequency between 1 MHz and
340 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the clock
output can be steered or pulled by up to ±3200 ppm with
5 to 94 ppt (parts per trillion) resolution.
The device’s default start-up frequency is specified in the
ordering code. User programming of the device is achieved
via I
2
C or SPI. Up to 16 I
2
C addresses can be specified by
the user either as a factory programmable option or via
hardware pins, enabling the device to share the I
2
C with
other I
2
C devices.
The SiT3521 utilizes SiTime’s unique DualMEMS
®
temperature sensing and TurboCompensation
®
technology
to deliver exceptional dynamic performance:
Programmable frequencies (factory or via I
2
C/SPI)
from 1 MHz to 340 MHz
Digital frequency pulling (DCO) via I
2
C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
SD
SC
A/
M
LK ISO
10
9
OE / NC
OE / NC
GND
1
8
VDD
OUT-
OUT+
2
7
3
4
5
6
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3521 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 1.01
30 April 2021
www.sitime.com
My ZLG M0 is probably in trouble.
Today, I was happily adjusting the PWM program and when the oscilloscope probe touched the pin, there seemed to be some sparks. I didn't pay much attention to it. The waveform appeared, but the freque...
常见泽1 NXP MCU
The PCB I drew today was despised. Who can take a look?
1 I spent a lot of effort to design a FPGA PCB. I showed it to my classmates. They said three things about the board, saying that it was too bad and that the board I drew was too bad. (I held back at ...
江汉大学南瓜 PCB Design
Xilinx simulation can be realized, but the memory chip cannot be burned into it
The XC3S500E chip can be simulated, but the memory chip XCF04S cannot be burned in and Verify fails. Thank you for your guidance....
museum FPGA/CPLD
Problem with BIOS\"task\" object.
I would like to ask you:In BIOS, I use TSK0 to call the function test(), and the hardware interrupt INT1 calls T0ISR(). After running the program, the program always enters T0ISR() without calling the...
fangyu_99 Analogue and Mixed Signal
Chapter 9 Mass Storage Equipment
Written by Ogawa Studio, this book is written for the LM3S USB chip. The uploaded ones are all drafts and have not been revised . There may be many shortcomings. I hope netizens will forgive me! QQ:26...
paulhyde Microcontroller MCU
Please help, the input signal is ignored!
The program implements the following functions: Through the pulse of clk, the number of clk jumps is counted when recive=0 to achieve the purpose of timing, and then the time is displayed through 4 se...
jackychao Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1747  929  2886  2079  960  36  19  59  42  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号