EEWORLDEEWORLDEEWORLD

Part Number

Search

PX-721-HDE-KCAN-262M144000

Description
LVDS Output Clock Oscillator, 262.144MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6
CategoryPassive components    oscillator   
File Size2MB,9 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance  
Download Datasheet Parametric View All

PX-721-HDE-KCAN-262M144000 Overview

LVDS Output Clock Oscillator, 262.144MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6

PX-721-HDE-KCAN-262M144000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1262856491
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency262.144 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.62mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Single Frequency HPLL XO
PX-721
PX-721
Features
Description
Applications
The PX-721 is a crystal oscillator, XO, based upon Vectron’s HPLL high performance phase locked loop frequency multiplier ASIC, that combines
key digital synthesis techniques with VI’s proven core analog technology blocks. A standard low frequency crystal provides the reference to
the fractional-n synthesizer so that virtually any frequency between 10MHz and 1200 MHz can be factory programmed allowing quick turn
manufacturing.
Features
• Industry Standard Package, 5.0 x 7.0 x 1.8 mm
• HPLL High Performance PLL ASIC
• Typical Jitter 500 fs-rms (12 kHz to 20 MHz)
• Output Frequencies from 10 MHz to 1200 MHz
• Spurious Suppression, 70 dBc Typical
• 2.5V or 3.3V Supply Voltage
• LVCMOS, LVPECL or LVDS Output Configurations
• Output Enable
• Compliant to EC RoHS Directive
Applications
PLL circuits for clock smoothing and frequency translation
Description
Standard
• 1-2-4 Gigabit Fibre Channel
• 10 Gigabit Fibre Channel
• 10GbE LAN / WAN
• Synchronous Ethernet
• OC-192
• SONET / SDH
INCITS 352-2002
INCITS 364-2003
IEEE 802.3ae
ITU-T G.8262
ITU-T G.709
GR-253-CORE Issue4
Block Diagram
V
DD
COutput
Output
XTAL
LVCMOS
LVPECL
LVDS
HPLL
OE or NC
OE or NC
Gnd
Figure 1 - Block Diagram
Page 1 of 9
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Rev8: Feb 2014
[Brand new] Texas Instruments TI customized outdoor professional jacket, new for sale, size XL
[table=98%,rgb(238, 238, 238)] [tr][td]As the title says, I got a TI customized outdoor professional jacket, but I can't wear it because the size XL is wrong. Is there any forum friend who wants to ac...
821081701 Buy&Sell
How to load internal FLASH source code via DSP 240 serial port?
DSP 240 wants to load programs into the internal FLASH through the serial port?...
pch1881 Microcontroller MCU
Research on the Design of Phase-Locked Loop Based on TRAC Device
Abstract: Based on TRAC020LH fully reconfigurable analog device and TRAC development software, an analog phase-locked loop is designed; simulation results and application circuits using PIC microcontr...
songbo FPGA/CPLD
About MCU single-button power on/off problem
I found several circuits about single-button control of MCU startup and shutdown. The note below the picture says that the single-button control MCU power off and on. I looked at it for a long time an...
jackhui Embedded System
★★★★★Recruiting [MSP430] MCU design engineer ★★★★★
Recruiting MCU design engineers: 1. Know msp430 and have design experience 2. Have experience in msp430 C language development 3. Understand signal processing and use matlab 4. Preferably have more th...
redfox123 Embedded System
Common Mistakes in Using QII
1) When QuartusII performs timing simulation on the code, Error: Can't continue timing simulation because delay annotation information for design is missing. Reason: If you only need to perform functi...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2153  302  457  2043  2030  44  7  10  42  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号