MT58L64L36F datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > MT58L64L36F

Preview

MT58L64L36F: Description2mb: 128k x 18, 64k x 32/36 flow-through syncburst sram; File Size478KB，24 Pages; ManufacturerMicron; Websitehttp://www.micron.com/

Download Datasheet View All

MT58L64L36F Overview

2mb: 128k x 18, 64k x 32/36 flow-through syncburst sram

Preview

Download Datasheet

View All

2Mb: 128K x 18, 64K x 32/36

FLOW-THROUGH SYNCBURST SRAM

2Mb SYNCBURST

™

SRAM

FEATURES

• Fast clock and OE# access times

• Single +3.3V +0.3V/-0.165V power supply (V

)

• Separate +3.3V or +2.5V isolated output buffer

supply (V

• SNOOZE MODE for reduced-power standby

• Common data inputs and data outputs

• Individual BYTE WRITE control and GLOBAL

WRITE

• Three chip enables for simple depth expansion and

address pipelining

• Clock-controlled and registered addresses, data

I/Os and control signals

• Internally self-timed WRITE cycle

• Burst control pin (interleaved or linear burst)

• Automatic power-down

• 100-pin TQFP package

• Low capacitive bus loading

• x18, x32, and x36 versions available

MT58L128L18F, MT58L64L32F,

MT58L64L36F; MT58L128V18F,

MT58L64V32F, MT58L64V36F

3.3V V

, 3.3V or 2.5V I/O, Flow-Through

100-Pin TQFP**

**JEDEC-standard MS-026 BHA (LQFP).

GENERAL DESCRIPTION

The Micron

SyncBurst

™

SRAM family employs

high-speed, low-power CMOS designs that are fabri-

cated using an advanced CMOS process.

Micron’s 2Mb SyncBurst SRAMs integrate a 128K x

18, 64K x 32, or 64K x 36 SRAM core with advanced

synchronous peripheral circuitry and a 2-bit burst

counter. All synchronous inputs pass through registers

controlled by a positive-edge-triggered single clock

input (CLK). The synchronous inputs include all ad-

dresses, all data inputs, active LOW chip enable (CE#),

two additional chip enables for easy depth expansion

(CE2, CE2#), burst control inputs (ADSC#, ADSP#,

ADV#), byte write enables (BWx#) and global write

(GW#).

Asynchronous inputs include the output enable

(OE#), snooze enable (ZZ) and clock (CLK). There is also

a burst mode pin (MODE) that selects between inter-

leaved and linear burst modes. The data-out (Q), en-

abled by OE#, is also asynchronous. WRITE cycles can

be from one to two bytes wide (x18) or from one to four

bytes wide (x32/x36), as controlled by the write control

inputs.

Burst operation can be initiated with either address

status processor (ADSP#) or address status controller

(ADSC#) input pins. Subsequent burst addresses can be

internally generated as controlled by the burst advance

pin (ADV#).

OPTIONS

• Timing (Access/Cycle/MHz)

6.8ns/8.0ns/125 MHz

7.5ns/8.8ns/113 MHz

8.5ns/10ns/100 MHz

10ns/15ns/66 MHz

• Configurations

3.3V I/O

128K x 18

64K x 32

64K x 36

2.5V I/O

128K x 18

64K x 32

64K x 36

• Packages

100-pin TQFP

• Operating Temperature Range

Commercial (0°C to +70°C)

Part Number Example:

MARKING

-6.8

-7.5

-8.5

-10

MT58L128L18F

MT58L64L32F

MT58L64L36F

MT58L128V18F

MT58L64V32F

MT58L64V36F

None

MT58L64L36FT-8.5

2Mb: 128K x 18, 64K x 32/36 Flow-Through SyncBurst SRAM

MT58L128L18F_2.p65 – Rev. 6/01

Micron Technology, Inc., reserves the right to change products or specifications without notice.

Recommended Resources

Neon lamp power indication circuit

Step-down DC and DC converter circuit diagram using HS7076

bidirectional trigger diode

±15V, 1A symmetrical regulated power supply composed of LM340K-15

Wien bridge sine oscillator

Pulse generating circuit

About wince bsp: If my library files are modified, I must clear them first and then build them, otherwise the modifications cannot be added to nk.nb0, which takes so much time that it makes me frustrated. If I use bui...; zhoulongshaxia Embedded System

How to switch from assembly to PICC: Because there are many cracked versions of HIDE-TECH PICC, HIDE PICC has more users than other PICCs, although its compilation efficiency is not the best. The best is CCS, but there is no cracked vers...; 小瑞 Microchip MCU

CC3200 test NAT intranet penetration experiment process: UDP sends G-SENSOR data: Prepare to use CC3200 to test NAT intranet penetration experimentNeed to use UDP programmingFirst try to see if CC3200's UDP works well.Wrote an experiment to send BMA222 accelerometer data to the hos...; littleshrimp Wireless Connectivity

IQE adds silicon wafer types to address aerospace applications: IQE plc (Cardiff, Wales), a supplier of semiconductor wafer products and operating services, has added two new technologies to its manufacturing process. The two process technologies use strained sili...; clj2004000 PCB Design

How to add a network card driver to Linux for a network card with a built-in protocol stack: There are two main types of WIFI modules on the market: 1. Embedded environment: most of them come with protocol stack, interface I2C, UART, SPI 2. PC environment: no protocol stack, interface USB, SP...; lzwml Linux and Android

Wonderful sharing of the production process of the shake stick based on TI microcontroller msp430: Dear netizens, first of all, thank you for your active participation in eeowlrd's first DIY event! Before the holiday, we have distributed DIY related equipment to the first 50 members who signed up f...; 亲善大使 DIY/Open Source Hardware

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components