530SB973M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530SB973M000DGR

530SB973M000DGR: DescriptionLVDS Output Clock Oscillator, 973MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SB973M000DGR Overview

LVDS Output Clock Oscillator, 973MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SB973M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	973 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Telephone number sending circuit diagram

Street light control circuit 7

75W audio amplifier circuit with current limiting function

Telephone dial display circuit diagram

Sound-controlled and light-controlled intelligent switch circuit diagram

S9803 and its composed control circuit

[Quote] ATmage8 DS18B20 operating procedures: //mega8 7.3728MHz gcc compiled, _delay_us(us) _delay_ms(ms) call library function //initialize and set dq as output #define ds18b20_dq PC5 #define set_ds18b20_dq_ddr() DDRC|=1#define set_ds18b20_dq() ...; 破茧佼龙 Microchip MCU

19264 LCD display subroutine (C language): A few days ago, I made a conductivity analyzer and made a subroutine that can be called directly. The compilation environment is: keilc...; linxue968 DIY/Open Source Hardware

MCU serial port sends data frame: It is rare to see information about how to send a frame of data in an interrupt mode. If you send a data frame in a waiting mode, it will waste time for a high-speed microcontroller. The following is ...; 火辣西米秀 Microcontroller MCU

[RVB2601 Creative Application Development] @fxyc87 RVB2601-CLI (Command Prompt) Test: [i=s]This post was last edited by fxyc87 on 2022-3-21 16:37[/i]My history posts: [RVB2601 Creative Application Development] @fxyc87 RVB2601 Unboxing + hello_world Flathead RVB2601 creative application...; fxyc87 XuanTie RISC-V Activity Zone

There are a few sentences in MSDN that I don't understand. Can you please help explain them?: I was reading MSDN today and found a paragraph that I don't know how to understand. Can anyone explain it to me? In Windows Embedded CE 6.0, it is no longer necessary to build a profiling OAL over a n...; pippyren Embedded System

Download links for a large number of exquisite PPT templates: [url]https://yunpan.cn/cSPLfbPfAmj3q[/url] Access password 6d17...; chenzhufly Talking about work

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components