EEWORLDEEWORLDEEWORLD

Part Number

Search

531TA112M000BG

Description
CMOS Output Clock Oscillator, 112MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531TA112M000BG Overview

CMOS Output Clock Oscillator, 112MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531TA112M000BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency112 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
Partial Discharge in Switching Power Supplies
1. Partial discharge phenomenon The partial discharge (PD) phenomenon usually refers to the discharge that occurs locally in the insulation layer of high-voltage electrical equipment under the action ...
buildele Power technology
Wi-Fi 6, GaN, 5G... A selection of the hottest RF hotspot blogs, now available for free reading!
Here are some questions to test you:How to maximize the potential of the new Wi-Fi 6 standard and meet certification requirements? How to determine the reliability of GaN? Why is antenna tuning needed...
eric_wang RF/Wirelessly
Recycling of Waste Electronic Energy-Saving Lamps
1. Introduction The widespread use of electronic energy-saving lamps has brought a profound green revolution to the previous high-energy-consuming lighting. With the continuous expansion of the scope ...
半导体狂人 Power technology
DDR2 series resistor problem
The signal line and address line of DDR2 need to be connected in series with resistors. I have two questions: 1. What is the function of the series resistor? 2. How to match the transmission line impe...
nesta FPGA/CPLD
EEWORLD University Hall----Based on AM335x State Grid Charging Pile HM & Billing Module and Collection System 2.0 Terminal Solution
Based on AM335x State Grid charging pile HMbilling module and collection system 2.0 terminal solution : https://training.eeworld.com.cn/course/4307...
admin Energy Infrastructure?
Test results of the display in the DC production test of the OLED display
To illustrate the results achieved by implementing this test scheme, a 48 × 64 OLED display was measured for forward current, resistance, and reverse bias using a four-source-meter test system. The me...
Jack_ma Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 531  2654  404  1296  276  11  54  9  27  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号