EEWORLDEEWORLDEEWORLD

Part Number

Search

54QHST10LS

Description
NAND Gate, HST/T Series, 3-Func, 3-Input, CMOS, CQCC20
Categorylogic    logic   
File Size2MB,84 Pages
ManufacturerDynex
Websitehttp://www.dynexsemi.com/
Download Datasheet Parametric View All

54QHST10LS Overview

NAND Gate, HST/T Series, 3-Func, 3-Input, CMOS, CQCC20

54QHST10LS Parametric

Parameter NameAttribute value
MakerDynex
package instruction,
Reach Compliance Codeunknown
Other featuresRADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHNOLOGY
seriesHST/T
JESD-30 codeS-CQCC-N20
Logic integrated circuit typeNAND GATE
Number of functions3
Number of entries3
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeSQUARE
Package formCHIP CARRIER
propagation delay (tpd)20 ns
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formNO LEAD
Terminal locationQUAD
Base Number Matches1
Looking for 128128 LCD Chinese data or driver code
Requesting Chinese information or driver code for 128128 LCD 358915781 zoujun224@qq.com...
maiqixiong Embedded System
What do these procedures mean? ? ?
#includeint main(void) { WDTCTL = WDTPW + WDTHOLD; P1DIR |= BIT0; P1OUT |= BIT0; TA0CCTL0 = CCIE; TA0CCR0 = 50000; TA0CTL = TASSEL_2 + MC_2; __bis_SR_register(LPM0_bits + GIE); } // Timer A0 interrupt...
1372794486 Microcontroller MCU
E-coin exchange
Question: After submitting the exchange request for E-coins, there has been no response or result for almost ten days. Has the exchange been cancelled recently?...
UUC Talking
Urgent!!! Does the Zigbee group network automatically find the route?
If I want to send to the target node but there are other nodes in the middle, will it be automatically forwarded through the middle? ? ?...
wuwenhui RF/Wirelessly
【Altera SoC Experience Tour】+ Talk about the user experience from the user's perspective
In 2012, I participated in the Open HW 2012 Embedded Design Competition held by Xilinx and got a Zynq 7000 SoC development board. At that time, Altera had not yet released the Cyclone V SoC, while Xil...
zhaoyongke FPGA/CPLD
Altera CycloneIII FPGA Phase-Locked Loop Problem
I am using FPGA for frequency detection. The chip frequency is 20MHZ. I want to multiply it through a phase-locked loop. It works when I multiply it to 500MHZ, but why is there a problem when I multip...
dsp_xuexi123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2425  1543  128  2676  156  49  32  3  54  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号