BU-63925D2-351Q datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-63925D2-351Q

BU-63925D2-351Q: DescriptionMil-Std-1553 Controller, 0.125MBps, CMOS, CDIP70, DIP-70; CategoryThe embedded processor and controller Microcontrollers and processors; File Size257KB，4 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-63925D2-351Q Overview

Mil-Std-1553 Controller, 0.125MBps, CMOS, CDIP70, DIP-70

BU-63925D2-351Q Parametric

Parameter Name	Attribute value
Objectid	2009024323
package instruction	DIP,
Reach Compliance Code	compliant
Country Of Origin	Taiwan, USA
YTEOL	6
Address bus width
boundary scan	NO
maximum clock frequency	16 MHz
letter of agreement	MIL-STD-1553
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width
JESD-30 code	R-CDIP-T70
length	48.26 mm
low power mode	YES
Number of serial I/Os	2
Number of terminals	70
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Filter level	MIL-PRF-38534
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	1.27 mm
Terminal location	DUAL
width	22.86 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

www.ddc-web.com

MIL-STD-1553 Terminals for

Space Applications:

MODEL:BU-63825(925) and BU-63705

FEATURES:

BU-63705:

•

Drop-in Replacement for BU-61582 (83)

•

Drop-in Replacement for BU-65142

•

Rad Tolerant & Rad Hard Versions*

•

Rad Tolerant & Rad Hard Versions*

•

Fully Integrated Remote Terminal

•

Fully Integrated 1553 - BC/RT/MT

Including:

•

Flexible Processor Interface

- Low-Power Transceivers

•

16K x 16 Internal RAM

- Complete RT Protocol

•

Intelligent RT Data Buffering

•

Direct Interface to Processorless

•

Multiple Ordering Options;

Systems

+5V (Only), +5V/-15V, +5V/-12V

•

High Reliability Screening

+5V/Transceiverless (Contact Factory for

•

Multiple Ordering Options;

Availability)

+5V (Only), +5V/-15V, and +5V/-12V

+5V (Only, with Transmit Inhibits)

BU-63825(925):

DESCRIPTION

The BU-63825/925 BC/RT/MT Sp’ACE-II and BU-63705 Space-RT-II series of MIL-STD-1553 terminals continues Data

Device Corporation’s (DDC’s) commitment to producing hybrids with enhanced processing and screening for space

borne, radiation and Hi-Rel applications. Both terminals are designed specifically to be hardware and software

compatible, direct drop-in replacements for the equivalent Sp’ACE and Space RT series.

The BU-63825/925 Sp’ACE-II is a complete integrated interface between a 1553 bus and a host processor, and

replaces the BU-61582/83 Sp’ACE ( Space Advanced Communication Engine) pin-for-pin with the same 1.9 square

inch package.

The BU-63705 Space RT-II is a terminal for simple, non-CPU based applications, and shares the same 3.78 square inch

package as BU-65142 Space RT, which it replaces.

APPLICATIONS

The new generation of Sp’ACE-II and Space-RT-II terminals are designed for applications requiring the highest levels

of reliability and radiation tolerance*, including such platforms as launch vehicles, satellites and the International

Space Station.

DESIGN

The manufacturing of hybrids for space applications involves enhancements in the area of layout design, processing

and screening. The principle goal of the hybrid mechanical design is to improve the ease of wire bonding and

inspection. All of DDC's space grade terminals utilize ceramic packaging. Ceramic packages eliminate the potential

hermeticity problems associated with the glass beads of KOVAR (metal) packages. In addition, ceramic packages

facilitate improved thermal properties and feature reduced weight and lower cost.

*Contact Factory For Radiation Reports and Test Conditions

All trademarks are the property of their respective owners

Make Sure the Next Card

You Purchase Has...

Recommended Resources

Adjustable output voltage regulator circuit diagram

Paper thickness measurement circuit

Incandescent lamp life extension switch circuit (5)

Single junction transistor time relay circuit

Yale brand FB-12A heating and cooling fan circuit diagram

The most practical basic diagram circuit 03 - output adjustable voltage stabilizing circuit

Learning simulation + "Operational Amplifier Noise Optimization Handbook" reading notes NO.6: [i=s]This post was last edited by dontium on 2015-1-23 11:11[/i] [align=left][size=4]Chapter 6 talks about the noise inside the op amp and introduces some basic empirical principles to enable board-le...; dai277530706 Analogue and Mixed Signal

How to design RF signals on PCB boards from the perspective of Huawei base stations?: Some group members often ask how to route RF traces on PCBs, such as whether impedance should be controlled for RF traces on two-layer boards, whether RF signals can be routed on the inner layer, why ...; btty038 RF/Wirelessly

About the current feedback op amp circuit where the amplifier is not affected by the basic gain-bandwidth product: [i=s]This post was last edited by paulhyde on 2014-9-15 09:01[/i]Current feedback amplifiers are not limited by the fundamental gain-bandwidth product and suffer very little loss in bandwidth as signa...; lingfengqing5 Electronics Design Contest

"Xiao Meige FPGA Design Ideas and Verification Methods Video Tutorial" is packaged and shared, including a detailed introduction to the content and knowledge points of each lesson: [i=s] This post was last posted by Xiaomeige on 2016-3-20 16:22 Edit[/i] [font=微软雅黑][size=5] Hello everyone, here Xiao Mei Ge will share with you our carefully recorded and edited FPGA learning series...; 小梅哥 FPGA/CPLD

The Pros and Cons of Amplifier Input Protection: Many of today's high-speed op amps have on-chip input protection. In most cases, this protection is transparent to the user. However, in some applications, this protection can be the circuit's Achille...; herosw Analog electronics

How to determine the input status between different processes! Waiting online. Send points and post as soon as the solution is solved!: I have a difficult problem recently. I have been working on it for many days but still can't solve it: 1. How to judge the input status between different processes? (All input status in the system can...; stingxing Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components