EEWORLDEEWORLDEEWORLD

Part Number

Search

I642-61AC9H1-155.520

Description
LVPECL Output Clock Oscillator,
CategoryPassive components    oscillator   
File Size119KB,3 Pages
ManufacturerILSI
Websitehttp://www.ilsiamerica.com
Download Datasheet Parametric View All

I642-61AC9H1-155.520 Overview

LVPECL Output Clock Oscillator,

I642-61AC9H1-155.520 Parametric

Parameter NameAttribute value
Objectid7019822160
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; TR, 7/10 INCH
Maximum control voltage2.5 V
Minimum control voltage
maximum descent time0.8 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate100 ppm
frequency stability25%
linearity10%
Installation featuresSURFACE MOUNT
Nominal operating frequency155.52 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVPECL
Output load50 OHM
physical size3.2mm x 2.5mm x 1.0mm
longest rise time0.8 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
3.2 mm x 2.5 mm Ceramic Package SMD VCXO
LVCMOS / LVPECL / LVDS
I642 Series
Product Features
Small Surface Mount Package
Fast Sample Delivery
Fast Sample Delivery
Pb Free/ RoHS Compliant
Leadfree Processing
Applications
xDSL
Broadcast Video
Wireless Base Stations
Sonet /SDH
WiMAX/WLAN
Server and Storage
Ethernet/LAN/WAN
Optical modules
Clock and data recovery
FPGA/ASIC
Backplanes
GPON
3.20±0.10
Marking
2.50±0.10
Frequency
LVCMOS
LVPECL
LVDS
Output Level
LVCMOS
LVPECL
LVDS
Duty Cycle
LVCMOS
LVPECL
LVDS
Rise / Fall Time
LVCMOS
LVPECL
LVDS
Output Load
LVCMOS
LVPECL
LVDS
Frequency Stability
Supply Voltage (Vcc)
Aging
Current
10.000MHz to 250.000MHz
10.000MHz to 1500.000MHz
10.000MHz to 1500.000MHz
Logic “0” = 10% of Vcc max, Logic “1” = 90% of Vcc min
Logic “0”= Vcc-1.62V max., Logic “1” = 1.02 V min
VOD=(Diff. Output) 350mV Typ.
50% ±5% @ 50% of Vcc
50% ±5% @ 50%*
50% ±5% @ 50%*
2.0 ns max. (10% to 90%)*
0.8 ns max. (20% to 80%)*
0.8 ns max. (20% to 80%)*
.70
1.00±0.15
.60
TYP
1
2
3
1.30
TYP
6
5
4
1.60
2.30
Linearity
Pullability
Control Voltage
Input Impedance
Phase Jitter (RMS)
At 12kHz to 20 MHz
Operating Temp. Range
Storage Temp. Range
15pF
50
to Vcc - 2.0 VDC
RL=100
/CL=
5pF
See Table Below
+3.30 VDC ± 5%, +2.50 VDC ± 5%
±3.0 ppm max per year
HCMOS = 45 mA max
LVPECL = 90 mA max
LVDS = 35 mA max
10% max.
See Table Below
1.65 VDC ± 1.65 VDC @ 3.3V
1.25 VDC ± 1.25 VDC @ 2.5V
50K
min.
0.9 ps typical
See Table Below
-40
C to +85
C
1.80
.90
.80
Suggested Land Pattern
PIN CONNECTIONS
Voltage Control
PIN 1
PIN 2
PIN 3
PIN 4
PIN 5
PIN 6
Enable/Disable
or N/C
Ground
Output
Comp. Output
or N/C
Voltage Supply
.90
Dimension Units: mm
Part Number Guide
Package
Input
Voltage
3 = 3.3V
6 = 2.5V
Sample Part Number:
Stability
(in ppm)
F =
20
A =
25
B =
50
I642–31AB9H2–155.520
Enable / Disable
(Pin 2)
H = Enable
O = N/C
Operating
Temperature
1 = 0 C to +70 C
2 = -40 C to +85 C
3 = -20 C to +70 C
Pullabilty
B =
50
C =
100
Output
3 = LVCMOS
8 = LVDS
9 = LVPECL
Complimentary
Ouput (Pin 5) **
1 = N.C.
2 = Output
Frequency
I642
-155.520 MHz
NOTE: A 0.01 µF bypass capacitor is recommended between V
DD
(pin 6) and GND (pin 3) to minimize power supply noise. * Measured as percent of
waveform. ** Available on LVDS and LVPECL ouput only
.
ILSI America Phone 775-851-8880
Fax 775-851-8882
●email:
e-mail@ilsiamerica.com
www.ilsiamerica.com
Specifications subject to change without notice
Rev: 03/10/15_A
Page 1 of 3
MKW41Z512 in Keils environment
[i=s] This post was last edited by Smiling Fish on 2017-7-4 21:33 [/i] Keil can support the development of KW41, the steps are as follows: 1. First you need to download the packs of Keil for installat...
微笑的鱼fish NXP MCU
Setting the switching frequency of the switching power supply chip LTM4613
The following figure is a classic routine of LTM4613. Why is the calculated switching frequency not correct? Please explain....
928083047 Analog electronics
Who has the ADs library of tsmc_rfcmos018_v6?
Who has the ADs library of tsmc_rfcmos018_v6?...
sunjianhuihao RF/Wirelessly
Generation of PN sequence code
I need to do some operations on PN codes recently. I am studying the introduction of PN module in the help provided by Matlab. There are few examples. Can anyone share some examples? Haha...
yuanye512 Embedded System
MOSFET packaging advances help deliver mobile features ahead of chipset roadmaps
[color=#000000][font=Arial,] Designers facing pressure to deliver new features for a demanding mobile device market are taking advantage of new sub-chip-scale packaging (sub-CSP) technologies to build...
qwqwqw2088 Analogue and Mixed Signal
Does the power layer of a four-layer board need to be made into a complete plane?
Generally, the order of a four-layer board is: signal layer - ground layer - power layer - signal layer; In order to ensure the minimum loop path, the stratum needs to remain a complete piece; So, doe...
sfcsdc PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 792  2194  69  1834  1471  16  45  2  37  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号