EEWORLDEEWORLDEEWORLD

Part Number

Search

3G324D-80N-FREQ

Description
CMOS/TTL Output Clock Oscillator, 0.625MHz Min, 50MHz Max, ROHS COMPLIANT, ULTRA MINIATURE, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size170KB,2 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3G324D-80N-FREQ Overview

CMOS/TTL Output Clock Oscillator, 0.625MHz Min, 50MHz Max, ROHS COMPLIANT, ULTRA MINIATURE, SMD, 4 PIN

3G324D-80N-FREQ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerEuroquartz
Reach Compliance Codecompliant
Other featuresSYMMETRY 55/45 ALSO AVAILABLE
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time6 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability25%
linearity10%
Installation featuresSURFACE MOUNT
Maximum operating frequency50 MHz
Minimum operating frequency0.625 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
Output load2 TTL, 15 pF
physical size3.2mm x 2.5mm x 0.95mm
longest rise time6 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry60/40 %
Base Number Matches1
EURO
QUARTZ
3.2 x 2.5 x 0.9mm 4 pad SMD
Ultra-miniature 4 pad SMD package
Frequency range 16.0MHz to 50.0MHz
CMOS/TTL Output
Supply Voltage 1.8, 2.5, 3.3 or 5.0VDC
Integrated Phase Jitter 1ps maximum
G324 VCXO
625.0kHz ~ 50.0MHz
Page 1 of 2
DESCRIPTION & APPLICATIONS
G324 VCXOs are packaged in an ultra-miniature 3.2 x 2.5 x 0.9mm 4
pad SMD package. G series VCXOs use fundamental mode crystal
oscillators for low phase noise. Applications include phase lock loop,
SONET/ATM, set-top boxes, MPEG , audio/video modulation, video
game consoles, Fibre Channel, FPGAs, Data Acquisition and HDTV.
SUPPLY VOLTAGE-DEPENDANT SPECIFICATION
Input Voltage (Vdd):
Frequency Range*:
Output Waveform:
Initial Frequency Accuracy:
TTL:
Output Logic HIGH '1'
CMOS:
TTL:
Output Logic LOW '0'
Frequency Deviation Range:
Control Voltage Centre
Control Voltage Range:
CMOS:
Vdd = +1.8VDC ±5% Vdd = +2.5VDC ±5% Vdd = +3.3VDC ±5% Vdd = +5.0VDC ±10%
16.0MHz ~ 50.0MHz
TTL/CMOS
To tune to nominal fr.
with Vc=0.9±0.15V
----
1.62V (min.)
----
0.183V (max.)
Standard: ±80ppm
(min.)
0.9VDC
0V to 1.8V
0.625MHz ~ 50.0MHz
TTL/CMOS
To tune to nominal fr.
with Vc=1.25±0.2V
----
2.25V (min.)
----
0.25V (max.)
Standard: ±80ppm
(min.)
1.25VDC
025V to 2.25V
0.625MHz ~ 50.0MHz
TTL/CMOS
To tune to nominal fr.
with Vc=1.65±0.2V
2.4V (min.)
2.97V (min.)
0.4V (max.)
0.33 (max.)
Standard: ±80ppm
(min.)
1.62VDC
0.3V to 3.0V
1.0MHz ~ 50.0MHz
TTL/CMOS
To tune to nominal fr.
with Vc=2.5±0.2V
2.4V (min.)
4.5V (min.)
0.4V (max.)
0.5V (max.)
Std: ±80ppm (min.)
±200ppm available
2.5VDC
0.5V to 1.5V
GENERAL SPECIFICATION
Frequency Stability:
Frequency Change
vs. Input Voltage:
Input Voltage:
Output Load
TTL:
CMOS:
Rise/Fall Time
TTL:
CMOS:
Duty Cycle:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to Peak:
Start-up time:
Current Consumption:
6ns max, 4ns typ. (0.4V to 2.4V)
6ns max, 4ns typ. (20%~80% Vdd)
50±10% standard, 50±5% option
1ps maximum (12kHz to 20MHz)
2.0ps typical
14ps
10ms max., 3ms typical
10 to 45mA, frequency dependant
(27MHz: 10mA typical at 3.3V,
20mA typical at 5.0VDC)
6% typical, 10% maximum
10kHz min., measured at Vcont =
1.65V or2.5V.
1MΩ typical
Monotonic and Positive, increasing
control voltage increases output
frequency.
±3ppm per year maximum
RoHS Compliant and lead (Pb) free
2TTL gates
15pF
See table
±5ppm max. (V
DD
±5%)
+1.8V±5%, +2.5V±5%,
+3.3V±5% or 5.0V±10%
OUTLINE & DIMENSIONS
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
Ageing:
RoHS Status:
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Can you help me check if this double-T trap circuit is correct?
Can you help me figure out if this double-T trap circuit is correct? ? What are UA and UB circuits and what is their role in the trap circuit?...
班小时 Analog electronics
Transformer Winding
I am a beginner in switching power supply. When making a forward DC-DC converter, I found that the voltage will be pulled down when the load is heavy. I suspect it is a problem with the winding of the...
yang_xian521 Power technology
Read the book "Operational Amplifier Parameter Analysis and LTspice Application Simulation" 01 "LTspice IV Getting Started Guide" + Software Download
[i=s]This post was last edited by 1nnocent on 2021-4-29 15:40[/i]The winners of the book "Operational Amplifier Parameter Analysis and LTspice Application Simulation" are out. I am very happy to read ...
1nnocent Analog electronics
High power voltage regulator chip 5V
Could anyone recommend me a 5V voltage regulator chip that can output more than 10W of power without getting hot? Thank you in advance!!!...
yayadianzhang Power technology
430g2553 internal DCO clock configuration problem,,,
The following code functions: Set the DCO frequency, set MCLK and SMCLK to DCO, call the timer-A comparison function. Output PWM wave. Theoretically, the output frequency should be 1/10 of the DCO fre...
645106160 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2925  1902  2345  779  555  59  39  48  16  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号