510EAA50M5000AAG datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 510EAA50M5000AAG

510EAA50M5000AAG: DescriptionOscillator, 0.1MHz Min, 250MHz Max, 50.5MHz Nom,; CategoryPassive components oscillator; File Size233KB，26 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

510EAA50M5000AAG Overview

Oscillator, 0.1MHz Min, 250MHz Max, 50.5MHz Nom,

510EAA50M5000AAG Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	114004155
Reach Compliance Code	unknown
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	6
Maximum operating frequency	250 MHz
Minimum operating frequency	0.1 MHz
Nominal operating frequency	50.5 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC
Encapsulate equivalent code	DILCC6,.2
power supply	2.5 V
Certification status	Not Qualified
Maximum slew rate	43 mA
Nominal supply voltage	2.5 V
surface mount	YES
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

Preview

Download Datasheet

View All

S i 5 1 0 / 5 11

R YS TA L

SCILLATOR

(XO) 100 kH

Features



250 MH



Supports any frequency from



100 kHz to 250 MHz



Low jitter operation

2 to 4 week lead times



Total stability includes 10-year

aging



Comprehensive production test

coverage includes crystal ESR and



DLD

On-chip LDO regulator for power



supply noise filtering



3.3, 2.5, or 1.8 V operation

Differential (LVPECL, LVDS,

HCSL) or CMOS output options

Optional integrated 1:2 CMOS

fanout buffer

Runt suppression on OE and

power on

Industry standard 5 x 7 and

3.2 x 5 mm packages

Pb-free, RoHS compliant

–40

to 85

C operation

Si5602

Applications

SONET/SDH/OTN



Gigabit Ethernet



Fibre Channel/SAS/SATA



PCI Express



Ordering Information:

See page 14.

3G-SDI/HD-SDI/SDI



Telecom



Switches/routers



FPGA/ASIC clock generation



Pin Assignments:

See page 12.

Description

The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology

to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO

where a different crystal is required for each output frequency, the Si510/511

uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to

generate any frequency across this range. This IC-based approach allows

the crystal resonator to provide enhanced reliability, improved mechanical

robustness, and excellent stability. In addition, this solution provides superior

supply noise rejection, simplifying low jitter clock generation in noisy

environments. Crystal ESR and DLD are individually production-tested to

guarantee performance and enhance reliability. The Si510/511 is factory-

configurable for a wide variety of user specifications, including frequency,

supply voltage, output format, output enable polarity, and stability. Specific

configurations are factory-programmed at time of shipment, eliminating long

lead times and non-recurring engineering charges associated with custom

frequency oscillators.

GND

CLK

Si510 (CMOS)

GND

CLK–

CLK+

Functional Block Diagram

Si510(LVDS/LVPECL/HCSL/

Dual CMOS)

CLK–

CLK+

Low Noise Regulator

Fixed

Frequency

Oscillator

Any-Frequency

0.1 to 250 MHz

DSPLL

Synthesis

CLK+

CLK–

GND

Si511(LVDS/LVPECL/HCSL/

Dual CMOS)

Rev. 1.1 1/13

Si510/511

Recommended Resources

Simple buzzer circuit three

SH-80051 Holiday Lights ASIC

DC motor control circuit driven by AC power_1

Amplitude modulation circuit using four transistors

800Hz oscillator circuit

Computer motherboard circuit diagram 830_32

This is a rookie's question, please feel free to give me some advice!: I want to build a robot control system. Since this is my first time to engage in embedded development, there are many things I don't understand. Here I would like to ask the seniors a few basic questi...; tvn Robotics Development

Power supply filtering: I am working on a project about precision instruments recently. The power module I use is a 12V switching power supply that I bought online. The power ripple is quite serious. Due to the ripple of the...; liuming759 Power technology

When using devcon to install the device driver file inf, why is there an extra device?: I use devcon to install the inf file. The inf file is generated by geninf, so there should be no problem. There is no problem when I install it step by step by right-clicking the OS. However, when I u...; yashiro001cn Embedded System

【Uncle T's Library】Surface mounted inductor samples: [p=24, null, left][color=rgb(86, 86, 86)][backcolor=rgb(237, 235, 235)][font=微软雅黑][size=14px][url=https://download.eeworld.com.cn/detail/tyw/299953?src=3996][color=#0066cc]《Surface Mount Inductors》Boo...; tyw Download Centre

Verilog overflow: There is a 3-bit register cnt. If the value of cnt is 3'b111, then after cnt+1 is executed, cnt should be 3'b000, right? Suppose there is a reg [2:0] temp=3'b000; then should the result of if ( temp =...; unknowy FPGA/CPLD

How to control LED static dead light?: [hide]Many companies still have a relatively basic understanding of LED anti-static, and believe that "as long as my workshop, my packaging and other links have adequate electrostatic protection, my L...; 探路者 LED Zone

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components