EEWORLDEEWORLDEEWORLD

Part Number

Search

FP20214131982DCEGW

Description
Res Net,Thin Film,19.8K Ohms,100WV,.5% +/-Tol,-100,100ppm TC,3825 Case
CategoryPassive components    The resistor   
File Size92KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP20214131982DCEGW Overview

Res Net,Thin Film,19.8K Ohms,100WV,.5% +/-Tol,-100,100ppm TC,3825 Case

FP20214131982DCEGW Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid974681910
Reach Compliance Codecompliant
Country Of OriginUSA
YTEOL6.9
structureFlatpack
JESD-609 codee3
Network TypeBussed
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.435 mm
Package length9.6 mm
Package formDIP
Package width6.475 mm
method of packingWaffle Pack
Rated power dissipation(P)0.1 W
resistance19800 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP202
size code3825
technologyTHIN FILM
Temperature Coefficient100 ppm/°C
Terminal surfaceMatte Tin (Sn)
Tolerance0.5%
Operating Voltage100 V
FP200, FP201, FP202
www.vishay.com
Vishay Dale Thin Film
Hermetic Flat Pack Thin Film Resistor, Surface Mount Network
FEATURES
Product may not
be to scale
Military/aerospace
Hermetically sealed
Compliant to RoHS Directive 2002/95/EC
Halogen-free according to IEC 61249-2-21
definition
Note
*
Pb containing terminations are not RoHS compliant, exemptions
may apply
Vishay Dale Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 years to 30 years life required for
space applications. The fabrication of these devices is
performed under tight procedural and environmental
controls to insure conformance to all 883C level H or K
requirements. Custom configurations, values and tolerance
combinations are available with fast turnaround.
SCHEMATICS
FP200
Number of Resistors
Number of Leads
Type Connection
Values Available
1
7, 8
14, 16
Isolated
500
to 100 k
FP201
Number of Resistors
Number of Leads
Type Connection
Values Available
12, 14
14, 16
Series
500
to 100 k
1
FP202
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
to 100 k
STANDARD ELECTRICAL SPECIFICATIONS
TEST
Material
Pin/Lead Number
Resistance Range
TCR: Absolute
TCR: Tracking
Tolerance: Absolute
Tolerance: Ratio
Power Rating: Resistor
Power Rating: Package
Stability: Absolute
Stability: Ratio
Voltage Coefficient
Working Voltage
Operating Temperature Range
Storage Temperature Range
Noise
Thermal EMF
Shelf Life Stability: Absolute
Shelf Life Stability: Ratio
Revision: 20-Oct-11
SPECIFICATIONS
Passivated nichrome
14, 16
10
to 1 M (total)
± 10 ppm/°C to 50 ppm/°C
± 5 ppm/°C (standard)
± 0.05 % to ± 1 %
± 0.01 % to ± 0.1 %
100 mW
800 mW
R
± 0.05 %
R
± 0.015 %
-
100 V max. not to exceed
P
x
R
- 55 °C to + 125 °C
- 55 °C to + 150 °C
-
-
R
± 0.01 %
R
± 0.002 %
CONDITIONS
-
-
-
-
-
-
-
-
70 °C
2000 h at + 70 °C
2000 h at + 70 °C
-
-
-
-
-
-
1 year at + 25 °C
1 year at + 25 °C
Document Number: 61073
1
For technical questions, contact:
thinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000

Recommended Resources

LPCXpresso will throw a SocketException when debugging. Has anyone encountered this?
The flash can be erased and written normally. . . .The firewall is turned off, and ipv6 is also disabled... Baidu can't come up with any other solution......
fatshark NXP MCU
Thank you for being there - I am grateful for the forum which has given me a lot of technical help and helped me grow very fast.
Thank you for being there - I am grateful for the forum which has given me a lot of technical help and helped me grow very fast....
99936365 Talking
fpga download program
Can I use a USB blaster to download programs to multiple identical FPGAs on a development board?...
cheriee FPGA/CPLD
How TI designs several key issues of USB protocol interface
[i=s]This post was last edited by qwqwqw2088 on 2020-8-24 09:56[/i]Designing a system that uses high-speed signals for data transfer can sometimes be difficult, especially when there are so many commu...
qwqwqw2088 Analogue and Mixed Signal
nios data transmission problem
[backcolor=rgb(238, 238, 238)][font=Tahoma, Helvetica, SimSun, sans-serif]I am learning nios recently. I want to know how to use avalon protocol to transmit between nios and other FPGA logic circuits ...
yym86202 FPGA/CPLD
TI DSP2407 Development Board
[System resources] DSP processor TMS320LF2407A, the highest operating frequency is 40MHz; DSP chip has built-in 2.5k words SRAM; DSP chip has built-in 32k words FLASH; external expansion 32k×16bit pro...
levindz MCU

Popular Articles

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2050  380  1780  1610  2619  42  8  36  33  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号