EEWORLDEEWORLDEEWORLD

Part Number

Search

AB-12.4990MHZ-10-2Z-Q20

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size2MB,4 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

AB-12.4990MHZ-10-2Z-Q20 Overview

Parallel - Fundamental Quartz Crystal,

AB-12.4990MHZ-10-2Z-Q20 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7170377705
package instructionHC49/U, 2 PIN
Reach Compliance Codecompliant
Country Of OriginMainland China
YTEOL6.25
Other featuresAT-CUT; BULK
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.005%
frequency tolerance20 ppm
JESD-609 codee3
load capacitance10 pF
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency12.499 MHz
Maximum operating temperature70 °C
Minimum operating temperature
physical sizeL11.5XB5.0XH13.46 (mm)/L0.453XB0.197XH0.53 (inch)
Series resistance30 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
HC49/U CRYSTAL
AB
FEATURES:
• High precision availability
• Resistance welded
• Ideal for large pullability application
• Wide frequency range
Pb
RoHS/RoHS II Compliant
APPLICATIONS:
• CPU, Memory
• Computer, printer
• Data communication (1MHz)
• Data input - output machine (1MHz)
Moisture Sensitivity Level (MSL) – This product is not Moisture Sensitive - MSL = 1
11.5 x 5.0 x 13.46mm
| | | | | | | | | | | | | | |
STANDARD SPECIFICATIONS:
Parameters
Frequency Range
Operation Mode
Operating Temperature
Storage Temperature
Frequency Tolerance @+25°C
Frequency Stability over the
operating temperature ( ref. to
+25°C)
Equivalent series resistance (R1)
Shunt capacitance (C0)
Load capacitance (CL)
Drive Level
Aging@25°C±3°C
Insulation Resistance
Drive level dependency (DLD),
minimum 7 points tested: from
1µW to 500µW.
0
-55
-50
-100
See table 1 below
Minimum
1.8432
Typical
Maximum
Units
MHz
1.8432MHz – 24.000MHz
24.01MHz – 66.00MHz
66.01MHz – 122.00MHz
122.01MHz – 160.00MHz
See options
See options
See options
Notes
160.000
Fundamental
3
rd
Overtone
5
th
Overtone
7
th
Overtone
+70
+125
+50
+100
ºC
ºC
ppm
ppm
7
pF
18
pF
100
1000
µW
±5
ppm
500
M
Change in frequency (Maximum - Minimum) over
DLD range < ±10ppm;
Change in ESR (Maximum - Minimum) over DLD
range < 25% of Max ESR value;
Maximum ESR over DLD range < Max ESR value.
See options
First year
@100Vdc±15V
Table 1
FREQUENCY (MHz)
1.8432-1.999
2.000-2.399
2.400-2.999
3.000-3.699
3.700-4.199
4.200-4.899
4.900-5.999
6.000-7.999
8.000-9.999
10.000-12.499
12.50-50.00
24.00-66.00
66.01-122.00
122.01-160.00
Operation Mode
ESR
(Ω)
max
750
550
350
200
100
70
50
40
35
30
25
40
80
120
HC49/U
Fundamental
HC49/U (3rd OT)
HC49/U (5th OT)
HC49/U (7th OT)
LLC
5101 Hidden Creek Lane Spicewood TX 78669
Phone: 512-371-6159 | Fax: 512-351-8858
For terms and conditions of sale please visit:
www.abracon.com
REVISED: 01.05.2017
ABRACON IS
ISO9001-2008
CERTIFIED
Areas not supported include Data Access Objects (DAO) in evc
Areas not supported include Data Access Objects (DAO) in evc. How to solve this problem so that the program can compile successfully? Please guide me! !...
highsea Embedded System
Set-top box HD chip
What are the chips that support HD set-top boxes on the mainstream market?...
lipuman Embedded System
TMS320C6678 Development Routine User Manual Study 5
3.4.2 Hardware Test (Disable Cache and Use Cache) Modify the code in the main.c file to select the hardware test mode, as shown in the following figure: After recompiling, use the emulator to connect ...
火辣西米秀 Microcontroller MCU
The process of WEBENCH design +12V power supply circuit design generation
Previous designs were basically completed based on buck devices. This time I tried the solution of 5V to 12V. Let's see how it works. Requirements: input 5V-9V, output current <=0.5A Enter the relevan...
lonerzf Analogue and Mixed Signal
【Recruitment】FPGA Developer (Suzhou Industrial Park)
Job Description: 1. Complete FPGA programming, debugging and subsequent maintenance work according to customer needs 2. Engage in drawing embedded schematics Job Requirements: 1. Proficient in VHDL an...
gufudao FPGA/CPLD
SSDs Maintain Data Integrity: Read Retry
Intel introduced a method to maintain NAND data integrity in SSDs using a 20nm process at the Flash Summit. [/align][align=left][url=]http://www.flashmemorysummit.com/English/Collaterals/Proceedings/2...
白丁 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 731  1992  838  1219  1482  15  41  17  25  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号