MO2021ME5-CEK-XXS0-0120238999E datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> MO2021ME5-CEK-XXS0-0120238999E

MO2021ME5-CEK-XXS0-0120238999E: DescriptionLVCMOS Output Clock Oscillator,; CategoryPassive components oscillator; File Size858KB，12 Pages; ManufacturerDaishinku Corp.; Websitehttp://www.kds.info/; Environmental Compliance

Download Datasheet Parametric View All

MO2021ME5-CEK-XXS0-0120238999E Overview

LVCMOS Output Clock Oscillator,

MO2021ME5-CEK-XXS0-0120238999E Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7202694449
Reach Compliance Code	unknown
Other features	STANDBY; ENABLE/DISABLE FUNCTION; LVTTL COMPATIBLE OUTPUT ALSO AVAILABLE; TR
maximum descent time	3 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
Installation features	SURFACE MOUNT
Number of terminals	5
Nominal operating frequency	120.238999 MHz
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Oscillator type	LVCMOS
Output load	15 pF
physical size	3.05mm x 1.75mm x 1.45mm
longest rise time	3 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.25 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

MO2021

High Frequency, -55°C to +125°C One-output Clock Generator

Features



Applications

Ruggedized equipment in harsh operating environment

Frequencies between 119.342001 MHz to 137 MHz accurate to 6

decimal places

Operating temperature from -55°C to +125°C

Supply voltage of +1.8V or +2.5V to +3.3V

Excellent total frequency stability as low as ±20 ppm

Low power consumption of +4.9 mA typical at 125 MHz, +1.8V

LVCMOS/LVTTL compatible output

5-pin SOT23-5 package: 2.9mm x 2.8mm

RoHS and REACH compliant, Pb-free, Halogen-free and

Antimony-free

Electrical Specifications

Table 1. Electrical Characteristics

All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated. Typical values

are at +25°C and nominal supply voltage.

Parameters

Output Frequency Range

Symbol

Min.

119.342001

-20

Frequency Stability

F_stab

-25

-30

-50

Operating Temperature Range

T_use

-55

+1.62

+2.25

Supply Voltage

Vdd

+2.52

+2.7

+2.97

+2.25

–

Current Consumption

Idd

–

OE Disable Current

I_od

–

Standby Current

I_std

–

Typ.

–

+1.8

+2.5

+2.8

+3.0

+3.3

–

+6.2

+5.4

+4.9

–

+2.6

+1.4

+0.6

–

1.0

1.3

1.0

–

Max.

137

+20

+25

+30

+50

+125

+1.98

+2.75

+3.08

+3.3

+3.63

+8.0

+7.0

+6.0

+4.7

+4.5

+8.5

+5.5

+4.0

Unit

MHz

ppm

°C

μA

No load condition, f = 125 MHz, Vdd = +2.8V, +3.0V or +3.3V

No load condition, f = 125 MHz, Vdd = +2.5V

No load condition, f = 125 MHz, Vdd = +1.8V

Vdd = +2.5V to +3.3V, OE = Low, Output in high Z state.

Vdd = +1.8V, OE = Low, Output in high Z state.

Vdd = +2.8V to +3.3V,

= Low, Output is weakly pulled down

Vdd = +2.5V,

= Low, Output is weakly pulled down

Vdd = +1.8V,

= Low, Output is weakly pulled down

All Vdds

Vdd = +2.5V, +2.8V, +3.0V or +3.3V, 20% - 80%

Vdd =+1.8V, 20% - 80%

Vdd = +2.25V - +3.63V, 20% - 80%

IOH = -4.0 mA (Vdd = +3.0V or +3.3V)

IOH = -3.0 mA (Vdd = +2.8V or +2.5V)

IOH = -2.0 mA (Vdd = +1.8V)

IOL = +4.0 mA (Vdd = +3.0V or +3.3V)

IOL = +3.0 mA (Vdd = +2.8V or +2.5V)

IOL = +2.0 mA (Vdd = +1.8V)

Inclusive of Initial tolerance at +25°C, 1st year aging at +25°C,

and variations over operating temperature, rated power supply

voltage and load (15 pF ± 10%).

Condition

Refer to

Table 14

for the exact list of supported frequencies

Frequency Range

Frequency Stability and Aging

Operating Temperature Range

Supply Voltage and Current Consumption

LVCMOS Output Characteristics

Duty Cycle

Rise/Fall Time

Tr, Tf

–

Output High Voltage

VOH

90%

2.0

2.5

3.0

–

Vdd

Output Low Voltage

VOL

–

10%

Vdd

Daishinku Corp.

Rev. 1.01

1389 Shinzaike, Hiraoka-cho, Kakogawa, Hyogo 675-0194 Japan

+81-79-426-3211

www.kds.info

Revised September 29, 2015

Recommended Resources

Hybrid power amplifier 02

Hisense tg-1b movement switching power supply (str-z4302a) circuit diagram

5V5W switching power supply actual circuit diagram

Forward and reverse command switch control for general frequency converters

Basic application circuit diagram of MAX680

Computer motherboard circuit diagram 820 2_39

Let’s “charge” together and DIY your own emergency light!: This event is sponsored by Maxim Do you care about LEDs? Are you concerned about rechargeable batteries? In the hot August, let’s make the most “HOT” design together - emergency light! ( About the ext...; EEWORLD社区 DIY/Open Source Hardware

Working principle of frequency converter: The main circuit is the power conversion part that provides voltage and frequency modulation power to the asynchronous motor. The main circuit of the frequency converter can be roughly divided into tw...; comeon365 DIY/Open Source Hardware

Request: C program for continuous keystrokes on the remote control: I am developing a TV remote control program and would like to ask the experts: How can I make the volume increase or decrease gradually when the volume key on the keyboard is pressed continuously? Ple...; dingxy Embedded System

[Experience sharing] [Scene reproduction project based on AI camera] AI recognition solution based on Allwinner v831: [i=s]This post was last edited by walker2048 on 2022-10-21 21:52[/i]AI recognition solution selection Due to the wrong solution selection during registration, the original plan was to use esp32-cam to...; walker2048 DigiKey Technology Zone

Learning simulation + clock jitter makes random jitter and phase noise no longer mysterious: [i=s]This post was last edited by dontium on 2015-1-23 11:46[/i] Clock jitter makes random jitter and phase noise a problem that has always troubled me. I have also looked up a lot of information on t...; 超爱洁 Analogue and Mixed Signal

Why does it always prompt "Input XXX is unused" during synthesis?: [code]library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity save is port( frame:in std_logic; --When high level, store wrsig:in std_logic; --When rising edge, a Bytes of d...; pinggougou FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components