ZOV250J60E datasheet, PDF - EEWORLD Datasheet

ZOV250J60E: DescriptionVaristor, 320V, 1860J, Through Hole Mount, RADIAL LEADED; CategoryPassive components The resistor; File Size1MB，7 Pages; ManufacturerSEI(Stackpole Electronics Inc.); Websitehttps://www.seielect.com/; Environmental Compliance

Download Datasheet Parametric View All

ZOV250J60E Overview

Varistor, 320V, 1860J, Through Hole Mount, RADIAL LEADED

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1732620177
package instruction	,
Reach Compliance Code	compliant
Country Of Origin	Slovenia
ECCN code	EAR99
YTEOL	7.75
Circuit maximum DC voltage	320 V
Circuit RMS maximum voltage	250 V
Maximum energy absorption capacity	1860 J
JESD-609 code	e3
Installation features	THROUGH HOLE MOUNT
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package shape	RECTANGULAR PACKAGE
method of packing	BULK
Rated power dissipation(P)	1.6 W
Resistor type	VARISTOR
surface mount	NO
Terminal surface	Matte Tin (Sn)
Terminal location	RADIAL
Terminal shape	FLAT
Operating Voltage	320 V

PCIE simulation and application assistance: Because the PCIE development board is very expensive, I can only simulate it myself, calling the PCIE core that comes with quartus, which has a chaining DMA design. The waveform is also simulated. But...; feimeng1 FPGA/CPLD

Questions about STK interaction: I want to use a computer to operate the STK in a SIM card. How can I do this? 1. Use the wavecom device and the AT command to perform the operation 2. I saw on the Internet that there are other FETCH ...; spy183 Embedded System

Questions for beginners of STM8: Is the original content always saved?: I just got the 3-in-1 development board and ran some routines. I found that every time I debugged with STLink, the program was automatically downloaded to the Flash (power off and restart the program ...; fm365fm365 stm32/stm8

Verilog program simulation problem: [p=20, null, left][color=rgb(102, 102, 102)][font=Tahoma, Verdana, Arial,]I am learning FPGA and reading Xia Yuwen's Verilog book. [/font][/color][/p][p=20, null, left][color=rgb(102, 102, 102)][font=...; chenbingjy FPGA/CPLD

Table lookup CRC check: #include[/font] [font=宋体]// code unsigned char auchCRCHi[] = { 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,...; abu315 51mcu

BlueNRG-1+LSM303C for single door magnetic alarm test: The sensor is installed in the direction shown in the figure below. The Z axis is perpendicular to the door. The direction angle is calculated using the Y and Z axes. [code] angle = atan2((double)data...; littleshrimp ST - Low Power RF

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components