B32537B5106J000 datasheet, PDF

B32537B5106J000: DescriptionCAPACITOR, METALLIZED FILM, POLYETHYLENE TEREPHTHALATE, 50V, 10uF, THROUGH HOLE MOUNT, AXIAL LEADED; CategoryPassive components capacitor; File Size321KB，24 Pages; ManufacturerEPCOS (TDK); Environmental Compliance

Download Datasheet Parametric View All

B32537B5106J000 Overview

CAPACITOR, METALLIZED FILM, POLYETHYLENE TEREPHTHALATE, 50V, 10uF, THROUGH HOLE MOUNT, AXIAL LEADED

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1946606774
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
Samacsys Description	12.7 × 21.0
Samacsys Manufacturer	TDK
Samacsys Modified On	2021-06-25 07:26:36
capacitance	10 µF
Capacitor type	FILM CAPACITOR
dielectric materials	POLYETHYLENE TEREPHTHALATE
JESD-609 code	e3
Installation features	THROUGH HOLE MOUNT
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	TUBULAR PACKAGE
method of packing	BULK
positive tolerance	5%
Rated (AC) voltage (URac)	20 V
Rated (DC) voltage (URdc)	50 V
surface mount	NO
Terminal surface	Tin (Sn)
Terminal shape	WIRE

Film Capacitors

Metallized Polyester Film Capacitors (MKT-S)

Series/Type:

Date:

B32537

May 2009

The following products presented in this data sheet are being withdrawn.

Ordering Code

B32537B8335J000

B32537B8334K000

B32537B8334J000

Substitute Product

Date of

Withdrawal

2012-10-19

Deadline Last

Orders

2013-01-19

Last Shipments

2013-04-19

information contained therein without EPCOS' prior express consent is prohibited.

Switching power supply electromagnetic compatibility design.pdf: Abstract: The electromagnetic compatibility (EMC) design of monolithic switching power supply is introduced, including the analysis of electromagnetic interference waveform and circuit model, as well ...; wzt Power technology

Ceramic chip high-end design technology, Slitung scalable structure analysis: The scalable hardware architecture of the DesignWare ARC EV6x embedded vision processor is used to optimize its algorithm migration and accelerate software. The architecture includes up to four 512-bi...; slt12345645 PCB Design

Design of Intelligent Full Digital Phase-Locked Loop: Abstract: The full digital phase-locked loop implemented in FPGA is very widely used. This paper improves the integrated digital phase-locked loop 74297, designs a phase-locked state detection circuit...; 呱呱 FPGA/CPLD

Tips for BLE4.0 Android host computer development: During the May Day holiday, I looked at the BLE SDK in 41Z and found that the UUIDs used in the examples provided by NXP are basically the services and characteristics specified by the SIC organizatio...; zwq1489 NXP MCU

How to detect the peak value of a sine wave with a frequency of 5MHz to 20MHz?: [font=宋体]Hello, I am a rookie. I want to detect the peak value of a sine wave with a frequency of 5MHz to 20MHz. Do you have any good methods? [/font] [font=宋体]I checked some information before and le...; 小雪884 Analog electronics

Solution to the problem that there is only one File option after opening CCS: 1. SummaryCode Composer Studio (CCSv5, CCSv6, CCSv7) based on the Eclipse open source framework sometimes displays abnormalities during use, such as missing menus or frequent crashes. These abnormalit...; Jacktang Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components