748567-1 datasheet, PDF - EEWORLD Datasheet

748567-1: Descriptionconn D-sub housing recept 44pos; CategoryThe connector; File Size34KB，1 Pages; ManufacturerAll Sensors

Download Datasheet Parametric View All

748567-1 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	748567-1	-	-	View	Buy Now

conn D-sub housing recept 44pos

Parameter Name	Attribute value
Datasheets
748567
Product Photos
1658683-1
Standard Package	800
Category	Connectors, Interconnects
Family	D-Sub, D-Shaped Connectors - Housings
Packaging	Bulk
Connector Style	D-Sub, High Density
Connector Type	Receptacle for Female Contacts
Number of Positions	44
Number of Rows	3
Shell Size, Connector Layou	3 (DB, B) High Density
Contact Type	Signal
Mounting Type	Free Hanging (In-Line)
Flange Feature	Housing/Shell (Unthreaded)
Features	-
Shell Material, Finish	Steel, Tin Plated
Shell Finish Thickness	-
Note	Contacts Not Provided
Ingress Protecti	-
Operating Temperature	-
Mating Cycles	-
Dielectric Material	Polyamide (PA), Nylon, Glass Filled
Col	Black
Mating Products	A2078-ND - CONN D-SUB HOUSING PLUG 44POS
Associated Produc	A2090TR-ND - CONN SOCKET 22-28AWG GOLD CRIMP748610-8-ND - CONN D-SUB SOCKET 28-22AWG CRIMP748610-2-ND - CONT, HD22 CS SCKT, 30AUA2090-ND - CONN D-SUB SOCKET 22-28AWG AUA2089-ND - CONN D-SUB SOCKET 22-28AWG AU
Other Names	A2083

TMS320F28335 generates SPWM: /* * main.c */ #include "DSP2833x_Project.h" void InitEPwm1Example(void); void Gpio_Setup(void); interrupt void epwm1_isr(void); int N=60; float M=0.8; int i; float sina[30]={0.0000, 0.1081, 0.2150, 0...; fish001 Microcontroller MCU

Please teach me a Verilog program!: dram dram = dram.clk_in(clk_10mb),.clk_out(clk_out)); half_clk b(.clk_in(clk_10mb),.clk_out(clk_out)); dram = dram.clk_in(clk_10mb),.clk_out(clk_out)); dram = dram.clk_out(clk_10mb),.clk_out(clk_out))...; lingfeng Embedded System

Question: STM's 16 high current drivers: Question: For the 16 high-current high-level drive optocouplers of STM, should they be connected in series with a resistor or a pull-up resistor?Another question: When using a timer, can the port corr...; maxipeiz stm32/stm8

Periodic feedback pure digital phase-locked loop based on actel fpga: [i=s]This post was last edited by teleagle on 2018-10-8 22:19[/i] [b][color=#000000] [/color][/b][color=#000000]A periodic feedback pure digital phase-locked loop based on actel FPGA: [/color][color=#...; teleagle FPGA/CPLD

Looking for development tools for Mac OS X: As title...; zhaoqibin ST MEMS Sensor Creative Design Competition

Embedded AMR Tsinghua University Training Course: Embedded AMR Tsinghua University Training Course...; 呱呱 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components