EEWORLDEEWORLDEEWORLD

Part Number

Search

ISM95-2451AH-50.000

Description
HCMOS/TTL Output Clock Oscillator, 50MHz Nom, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size114KB,2 Pages
ManufacturerILSI
Websitehttp://www.ilsiamerica.com
Environmental Compliance  
Download Datasheet Parametric View All

ISM95-2451AH-50.000 Overview

HCMOS/TTL Output Clock Oscillator, 50MHz Nom, SMD, 4 PIN

ISM95-2451AH-50.000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1313034729
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; TR, 7 INCH
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency50 MHz
Maximum operating temperature75 °C
Minimum operating temperature-30 °C
Oscillator typeHCMOS/TTL
Output load5 LS TTL, 15 pF
physical size2.5mm x 2.0mm x 0.8mm
Maximum supply voltage2.835 V
Minimum supply voltage2.565 V
Nominal supply voltage2.7 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
2.0 mm x 2.5 mm Ceramic Package SMD Oscillator, TTL / HC-MOS
ISM95 Series
Product Features:
Low Jitter, Non-PLL Based Output
CMOS/TTL Compatible Logic Levels
Compatible with Leadfree Processing
Applications:
Fibre Channel
Server & Storage
Sonet /SDH
802.11 / Wifi
T1/E1, T3/E3
System Clock
2.5
2.0
Frequency
Output Level
HC-MOS
TTL
Duty Cycle
Rise / Fall Time
Output Load
Frequency Stability
Start-up Time
Enable / Disable
Time
Supply Voltage
Current
Operating
Storage
Jitter:
RMS(1sigma)
1 MHz-60 MHz
Max Integrated
1 MHz-60 MHz
Max Total Jitter
1 MHz-60 MHz
1.000 MHz to 60.000 MHz
‘0’ = 0.1 Vcc Max., ‘1’ = 0.9 Vcc Min.
‘0’ = 0.4 VDC Max., ‘1’ = 2.4 VDC Min.
Specify 50% ±10% or ±5% See Table in Part Number Guide
5 nS Max. @ Vcc = +3.3 VDC, 10 nS Max. @ Vcc = +5 VDC ***
Fo < 50 MHz = 10 TTL, Fo > 50 MHz = 5 LSTTL See Table in Part Number
Guide
See Frequency Stability Table (Includes room temperature tolerance and
stability over operating temperature)
10 mS Max.
100 nS Max. N.C. or
70% Vdd = Enable.
30% Vdd = Disable.
Recommended Pad Layout
0.6
See Input Voltage Table, tolerance ±5 %
25 mA Max. ***
See Operating Temperature Table in Part Number Guide
-55
C to +125
C
5 pS RMS (1 sigma) Max. accumulated jitter (20K adjacent periods)
1.5 pS RMS (1 sigma -12KHz to 20MHz)
50 pS p-p (100K adjacent periods)
Pin
1
2
3
4
Connection
Enable
GND
Output
Vcc
Dimension Units: mm
Part Number Guide
Package
I
SM95 -
Input
Voltage
5 = 5.0 V
3 = 3.3 V
7 = 3.0 V
2 = 2.7 V
6 = 2.5 V
1 = 1.8 V*
Sample Part Number:
Operating
Temperature
1 = 0 C to +70 C
8 = -10 C to +60 C
6 = -10 C to +70 C
3 = -20 C to +70 C
4 = -30 C to +75 C
2 = -40 C to +85 C
ISM95 - 3251BH - 20.000
Output
1 = 10TTL / 15 pF HC-MOS
6 = 30 pF
5 = 50 pF HC-MOS (<40 MHz)
Symmetry
(Duty Cycle)
5 = 45 / 55 Max.
6 = 40 / 60 Max.
Stability
(in ppm)
**A =
25
B =
50
C =
100
Enable /
Disable
H = Enable
O = N/C
Frequency
- 20.000 MHz
NOTE: A 0.01 µF bypass capacitor is recommended between Vcc (pin 4) and GND (pin 2) to minimize power supply noise.
* Not available at all frequencies. ** Not available for all temperature ranges. *** Frequency, supply, and load related parameters.
ILSI America Phone 775-851-8880
Fax 775-851-8882
●email:
e-mail@ilsiamerica.com
www.ilsiamerica.com
Specifications subject to change without notice
Rev: 08/12/15_B
Page 1 of 2
HMI Special Topic 7 Sitara, the best HMI body
As mentioned above, HMI equipment includes hardware and software. Software is configuration software, and we also introduced the configuration software in Lecture 5. As for hardware, we raised two que...
蓝色心情 DSP and ARM Processors
Is there any expert who can help solve this?
Is there any great help?...
YTSK FPGA/CPLD
Linux kernel coding style
Linux Kernel Coding StyleThis is a short document describing the preferred coding style for the Linux kernel. Coding style is a very personal thing, and I don't want to impose my views on anyone, but ...
楞伽山人 Linux and Android
Please tell me how the following two circuit diagrams work
[i=s] This post was last edited by 空恋lz on 2019-3-14 21:10 [/i] How does Figure 1 convert the pwm signal into a voltage signal? What is the calculation process of Figure 2? How does voltage convert to...
空恋lz Analog electronics
I have a question, thank you for your help.
Our teacher sent me a core chip model EPM570T144C5, which is a cpld. When I customize LPM_ROM in quartus, it always fails, and it prompts that MAX II does not support this function. May I ask if this ...
江汉大学南瓜 FPGA/CPLD
51 MCU C language common modules and integrated system design examples
51 MCU C language common modules and integrated system design examples, with illustrations and examples...
lanfengye0415 51mcu

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2635  1440  2715  1608  1207  54  29  55  33  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号