BSTCRSM-142-S-30-H-200-001-S datasheet, PDF

BSTCRSM-142-S-30-H-200-001-S: DescriptionBoard Connector, 42 Contact(s), 1 Row(s), Male, Right Angle, 0.1 inch Pitch, Receptacle; CategoryThe connector The connector; File Size238KB，1 Pages; ManufacturerMajor League Electronics; Websitehttp://www.mlelectronics.com/

Download Datasheet Parametric View All

BSTCRSM-142-S-30-H-200-001-S Overview

Board Connector, 42 Contact(s), 1 Row(s), Male, Right Angle, 0.1 inch Pitch, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1163311084
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	MATING PIN=0.785",HIGH TEMP
body length	4.2 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL (50)
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	BSTCRSM
Plug contact pitch	0.1 inch
Installation method	RIGHT ANGLE
Number of connectors	ONE
PCB row number	2
Number of rows loaded	1
Maximum operating temperature	250 °C
Minimum operating temperature	-65 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	3.175 mm
Plating thickness	30u inch
polarization key	POLAR PIN POSITION
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	5.08 mm
Total number of contacts	42

Analog Circuit Follower Demonstration: Analog circuit follower demonstration http://www.kxflash.com/f/200882738.html...; fighting Analog electronics

ZTE 3G Module Selection Manual: Please check the attachment!Wish you all Happy New Year! Everything goes well! Good health! Happy family! Good work! Promotion! Lots of money!...; clever0725 RF/Wirelessly

Cainiao Consulting cpld: I saw that some pins of the FPGA's jtag interface need to be connected to pull-up resistors. Do the CPLD's jtag interface also need to be connected to pull-up resistors? I use EPM570......; zxdongyuan FPGA/CPLD

LPC-link2 external expansion board--PCB show: The PCB is smaller than expected. The plan was to place the interfaces on both sides. In the actual layout, it was found that the interfaces do not take up much space and can be placed on the right si...; le062 NXP MCU

[AN-777 Application Note] Dual-Channel AD9884A Design Guidelines for UXGA Solutions: Introduction: With the AD9884A, pixel clock rates in excess of 140 MHz can be achieved using a dual-chip "ping-pong" configuration....; EEWORLD社区 ADI Reference Circuit

2008 American International Small Appliances and Home Products Show: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i] [b][font=宋体][size=10.5pt]Time[/size][/font][/b][font=宋体][size=10.5pt]: May 6-8, 2008[/size][/font] [b][font=宋体][size=10.5pt]Loca...; zhaogang Mobile and portable

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components