EEWORLDEEWORLDEEWORLD

Part Number

Search

VJ0805Y123GNXMT

Description
Ceramic Capacitor, Multilayer, Ceramic, 25V, 2% +Tol, 2% -Tol, X7R, 15% TC, 0.012uF, Surface Mount, 0805, CHIP, HALOGEN FREE AND ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size131KB,14 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

VJ0805Y123GNXMT Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 2% +Tol, 2% -Tol, X7R, 15% TC, 0.012uF, Surface Mount, 0805, CHIP, HALOGEN FREE AND ROHS COMPLIANT

VJ0805Y123GNXMT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1787136643
package instruction, 0805
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.012 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee4
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance2%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, EMBOSSED PLASTIC, 7 INCH
positive tolerance2%
Rated (DC) voltage (URdc)25 V
size code0805
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceSilver/Palladium (Ag/Pd)
Terminal shapeWRAPAROUND
VJ Non-Magnetic Series C0G (NP0)/X7R/X5R Dielectric
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
for Non-Magnetic Commercial Applications
FEATURES
Manufactured with non-magnetic materials
Safety screened for magnetic properties
Wide range of case sizes, voltage ratings and
capacitance values
Surface mount, precious metal technology,
wet build process
Halogen-free according to IEC 61249-2-21 definition
ELECTRICAL SPECIFICATIONS
NON-MAGNETIC C0G (NP0)
GENERAL SPECIFICATIONS
Note:
Electrical characteristics at + 25 °C unless otherwise specified
NON-MAGNETIC X7R/X5R
GENERAL SPECIFICATIONS
Note:
Electrical characteristics at + 25 °C unless otherwise specified
Operating Temperature:
- 55 °C to + 125 °C
Capacitance Range:
0.5 pF to 0.056 µF
Temperature Coefficient of Capacitance (TCC):
± 30 ppm/°C from - 55 °C to + 125 °C
Dissipation Factor (DF):
0.1 % maximum at 1.0 V
rms
and
1 kHz for values > 1000 pF
0.1 % maximum at 1.0 V
rms
and
1 MHz for values
1000 pF
Aging Rate:
0 % maximum per decade
Voltage Range:
10 Vdc to 3000 Vdc
Insulating Resistance:
At + 25 °C 100 000 MΩ min. or 1000
ΩF
whichever is less
At + 125 °C 10 000 MΩ min. or 100
ΩF
whichever is less
Dielectric Withstanding Voltage (DWV):
This is the maximum voltage capacitors are tested for a
1 s to 5 s period and the charge/discharge current does
not exceed 50 mA
200 Vdc: DWV at 250 % of rated voltage
500 Vdc: DWV at 200 % of rated voltage
630 Vdc/1000 Vdc: DWV at 150 % of rated voltage
1500 Vdc to 3000 Vdc: DWV at 120 % of rated voltage
Operating Temperature:
- 55 °C to + 125 °C
Capacitance Range:
100 pF to 6.8 µF
Temperature Coefficient of Capacitance (TCC):
X5R: ± 15 % from - 55 °C to + 85 °C, with 0 Vdc applied
X7R: ± 15 % from - 55 °C to + 125 °C, with 0 Vdc applied
Dissipation Factor (DF):
6.3 V, 10 V ratings: 5 % maximum at 1.0 V
rms
and 1 kHz
16 V, 25 V ratings: 3.5 % maximum at 1.0 V
rms
and 1 kHz
50 V ratings: 2.5 % maximum at 1.0 V
rms
and 1 kHz
Aging Rate:
1 % maximum per decade
Voltage Range:
6.3 Vdc to 3000 Vdc
Insulating Resistance:
At + 25 °C 100 000 MΩ min. or 1000
ΩF
whichever is less
At + 125 °C 10 000 MΩ min. or 100
ΩF
whichever is less
Dielectric Withstanding Voltage (DWV):
This is the maximum voltage capacitors are tested for a
1 s to 5 s period and the charge/discharge current does
not exceed 50 mA
200 Vdc: DWV at 250 % of rated voltage
500 Vdc: DWV at 200 % of rated voltage
630 Vdc/1000 Vdc: DWV at 150 % of rated voltage
1500 Vdc to 3000 Vdc: DWV at 120 % of rated voltage
Document Number: 45128
Revision: 26-Feb-09
For technical questions, contact: mlcc.specials@vishay.com
www.vishay.com
1
What is the difference between the RAM generated by the reg [] mem [] statement and the RAM generated by the IP core in terms of the resources used by the FPGA...
Is there any difference between the RAM generated by reg [] mem [] statement and the RAM generated by IP core in terms of using FPGA resources? Does the RAM generated by the former use the basic units...
kimi170 FPGA/CPLD
What are the conditions for enabling the serial port interrupt USART_INT_IDLE of GD32F103?
When I initialized UART, I added the idle setting. usart_enable(USART0);/* enable USART0 receive interrupt */ usart_interrupt_enable(USART0, USART_INT_RBNE); usart_interrupt_enable(USART0, USART_INT_I...
bigbat Domestic Chip Exchange
Design of large LED display system based on FPGA+MCU
The traditional large-scale LED display system uses MCU, ARM or PLD as the core control chip. The design and implementation of the LED display control system with FPGA as the core is relatively comple...
Aguilera DSP and ARM Processors
DCDC, 24V to 12V
The car power supply needs to convert 24V to 12v, which can be achieved using DCDC!...
9526tao Power technology
Liyuan ST brand group, ST-LINK/V2, STM32F745VET6 50% off!
[align=left][size=5][color=#ff0000][font=微软雅黑]Subvert low price[/font][font=微软雅黑] [/font][font=微软雅黑]Not willful[/font][font=微软雅黑] [/font][font=微软雅黑]Unhappy[/font][/color][/size][/align][align=left][si...
EEWORLD社区 stm32/stm8
Dear seniors, does anyone have information about nios ii eclipse? I'm begging for it!
Hey guys, I'm a novice, who has information about nios ii eclipse? There is very little information on the Internet, please help...
leizikobe FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1223  1925  509  2504  2340  25  39  11  51  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号