EEWORLDEEWORLDEEWORLD

Part Number

Search

752161154DPTR7

Description
Array/Network Resistor, Bussed, 0.12W, 150000ohm, 25V, 0.5% +/-Tol, -200,200ppm/Cel, 4708,
CategoryPassive components    The resistor   
File Size516KB,8 Pages
ManufacturerCTS
Environmental Compliance
Download Datasheet Parametric View All

752161154DPTR7 Overview

Array/Network Resistor, Bussed, 0.12W, 150000ohm, 25V, 0.5% +/-Tol, -200,200ppm/Cel, 4708,

752161154DPTR7 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid924422824
package instructionSMT,
Reach Compliance Codecompliant
Country Of OriginMalaysia
ECCN codeEAR99
YTEOL8.2
structureRectangular
Component power consumption1.4 W
The first element resistor150000 Ω
JESD-609 codee3
Installation featuresSURFACE MOUNT
Network TypeBUSSED
Number of components14
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.41 mm
Package length11.81 mm
Package shapeRECTANGULAR PACKAGE
Package formSMT
Package width2.03 mm
method of packingTR, PLASTIC, 7 INCH
Rated power dissipation(P)0.12 W
Rated temperature25 °C
resistance150000 Ω
Resistor typeARRAY/NETWORK RESISTOR
Second/last element resistor150000 Ω
surface mountYES
technologyMETAL GLAZE/THICK FILM
Temperature Coefficient200 ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance0.5%
Operating Voltage25 V
752 Series
Features
Surface Mount Resistor Network
Low Profile Surface Mount Lead-Less Package
Solid Ceramic Construction
High Density Packaging
- Single Row [SRT] & Dual Row [DRT] Terminations
Nickel Barrier Solder-Coated Pads
No Internal Dendrite Growth
Designed for Visual Inspection & Board Cleaning
Tape and Reel Packaging
RoHS Compliant in Accordance with EU Directive 2011/65/EU
- Lead-Free Termination Finish
- Exemption 7(c)-I, Electrical and electronic components containing
lead [Pb] in glass
Part Weight:
08/16 Pads
180.70mg
09/18 Pads
203.30mg
10/20 Pads
225.90mg
12/24 Pads
271.10mg
Applications
Telecom Infrastructure
Optical Networking
Wireless Networks
Storage Area Networks
Media Servers
Test & Measurement
Industrial Controls
Medical Electronics
Commercial Military & Aerospace
Description
752 Series Resistor Networks are single packaged devices containing an array of homogeneous resistor elements.
CTS network designs provide a smaller circuit footprint, excellent reliability, improved TCR tracking and resistor
tolerance matching; while helping to save placement costs by reducing application component count.
Ordering Information
DOC# 008-0351-0 Rev. D
Page 1 of 8
©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test
equipment. Visit www.ctscorp.com for list of applicable patent(s), more information, or to request a quote.
[Data] Lingyang MCU other chip data
[b][u][size=1][color=red][/color][/size][/u][/b][b][u][size=1][color=blue]Instructions:[/color][/size][/u][/b] [b][u][size=1][color=blue]1. SPBA01B Instruction Manual[/color][/size][/u][/b] [b][u][siz...
SuperStar515 MCU
Why do I see garbled comments when I get a program from my friend?
RTMy version isI'm using modelsim SE6.5. I checked other versions such as 6.2. Under the main menu "view", "encoding" select GB2312, but the version is different and I can't find it. I've just started...
kaisfree FPGA/CPLD
Solution to gedit not working in Ubuntu
Solution to gedit not working in UbuntuCategory: LINUXAfter su root, the gedit command cannot be used. As shown in the figure:jerry@jerry:~$ su rootpassword:root@jerry:/home/jerry# lsDesktop linux-2.6...
regove Linux and Android
CC2530 Download Board/Base
The project requires that the program cannot be downloaded on the product board, so it must be downloaded before welding. Therefore, I am looking for a CC2530/pin40 base. I would like to ask for advic...
DILIDILI RF/Wirelessly
About btfss and btfsc instructions
As shown in the figure, why the program can only display one number and not two numbers alternately....
windirection Microchip MCU
The clock clk is generated by the input a and b AND gate. How to program it as the clock signal of the D flip-flop in VHDL?
The clock clk is generated by the AND gate of input quantities a and b. How to program it as the clock signal of the D flip-flop in VHDL? It seems that clk cannot be defined as a variable or signal ty...
wuweiliang FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 33  2515  2249  1990  2482  1  51  46  41  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号