EEWORLDEEWORLDEEWORLD

Part Number

Search

BD243-6265

Description
7A, 45V, NPN, Si, POWER TRANSISTOR, TO-220AB
CategoryDiscrete semiconductor    The transistor   
File Size101KB,3 Pages
ManufacturerIntersil ( Renesas )
Websitehttp://www.intersil.com/cda/home/
Download Datasheet Parametric View All

BD243-6265 Overview

7A, 45V, NPN, Si, POWER TRANSISTOR, TO-220AB

BD243-6265 Parametric

Parameter NameAttribute value
Objectid1407132850
package instructionFLANGE MOUNT, R-PSFM-T3
Reach Compliance Codeunknown
ECCN codeEAR99
Shell connectionCOLLECTOR
Maximum collector current (IC)7 A
Collector-emitter maximum voltage45 V
ConfigurationSINGLE
Minimum DC current gain (hFE)15
JEDEC-95 codeTO-220AB
JESD-30 codeR-PSFM-T3
Number of components1
Number of terminals3
Maximum operating temperature150 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Polarity/channel typeNPN
Maximum power consumption environment65 W
Certification statusNot Qualified
surface mountNO
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
transistor applicationsSWITCHING
Transistor component materialsSILICON
Nominal transition frequency (fT)3 MHz
VCEsat-Max1.5 V
Questions about TetraMAX test coverage
After using the run atpg -all command, the coverage rate reaches 95%. Why can the coverage rate be gradually improved and even reach 99% after using run atpg -all repeatedly? ? ? Have you encountered ...
eeleader-mcu FPGA/CPLD
Regulated voltage source circuit
[i=s]This post was last edited by paulhyde on 2014-9-15 09:02[/i] [size=4]Hello everyone, I want to make a 0~9.9V and -9.9~0V digital control voltage regulator. Now I encounter a situation that the no...
dahai_1616 Electronics Design Contest
Analysis and inspiration of the national undergraduate electronic design competition.pdf
[i=s]This post was last edited by paulhyde on 2014-9-15 09:18[/i] As the title...
dtcxn Electronics Design Contest
Problems encountered in using the STM32F107 board based on uc/os-iii
I am currently using the uC/Eval-STM32 development board to learn uc/os-iii. The biggest problem now is how to use the USB OTG port to download programs to the development board. I hope a kind-hearted...
CPU菜鸟 Real-time operating system RTOS
Decryption Module Datasheet - Efficiency
Reprinted from: deyisupport [align=left][color=#000]In Part 1 of this two-part blog series, I discussed how it is critical to understand the full story about power module integration and solution size...
okhxyyo Analogue and Mixed Signal
Design and Implementation of Direct Digital Frequency Synthesizer Based on FPGA
Overview Direct Digital Frequency Synthesis (DDFS, generally referred to as DDS) is a new frequency synthesis technology that directly synthesizes the required waveform based on the concept of phase. ...
songbo DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 508  2013  1319  1968  666  11  41  27  40  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号