Q7.0-JXG75P2-12-30/100-T1 datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> Q7.0-JXG75P2-12-30/100-T1

Q7.0-JXG75P2-12-30/100-T1: DescriptionParallel - Fundamental Quartz Crystal,; CategoryPassive components Crystal/resonator; File Size2MB，2 Pages; ManufacturerJauch; Websitehttp://www.jauchusa.com/

Download Datasheet Parametric View All

Q7.0-JXG75P2-12-30/100-T1 Overview

Parallel - Fundamental Quartz Crystal,

Q7.0-JXG75P2-12-30/100-T1 Parametric

Parameter Name	Attribute value
Objectid	7301681562
package instruction	SMD, 2 PIN
Reach Compliance Code	compliant
Country Of Origin	Taiwan
YTEOL	.4
Other features	AEC-Q200; AT-CUT; TR, 8 INCH
Ageing	3 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	10 µW
frequency stability	0.01%
frequency tolerance	30 ppm
load capacitance	12 pF
Installation features	SURFACE MOUNT
Nominal operating frequency	7 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
physical size	L7.0XB5.0XH1.8 (mm)/L0.276XB0.197XH0.071 (inch)
Series resistance	35 Ω
surface mount	YES

Preview

Download Datasheet

View All

Automotive SMD Crystal · JXG75P2

- 2 Pad Version, 7.0 x 5.0 mm

- glass sealed ceramic package

- all versions are AEC-Q200 qualified

- HMR version with extended shock & vibration immunity

- RKE version withstands 100x drop test from 150 cm

2011/65/EC

RoHS

RoHS compliant

Pb free

actual size

REACH

compliant

Conflict

mineral free

GENERAL DATA

TYPE

frequency range

frequency tolerance at 25 °C

load capacitance C

shunt capacitance C

storage temperature

shock resistance

drive level max.

aging

JXG75P2

5.0 ~ 50.0 MHz

30.0 ~ 70.0 MHz

±30 ppm, ±50 ppm

12 pF standard

(option: 10 pF ~ 30.0 pF / series)

< 7 pF

-40 °C ~ +125 °C

> 100 g

100 µW

(half sine pulse, 6.0 ms)*

(10 µW recommended)

(fund. AT-cut)

(3rd OT AT-cut)

ESR (SERIES RESISTANCE RS)

frequency

in MHz

5.0 ~ 5.999

6.0 ~ 6.999

7.0 ~ 9.999

10.0 ~ 15.999

16.0 ~ 21.999

22.0 ~ 24.999

25.0 ~ 50.000

30.0 ~ 44.999

45.0 ~ 70.000

MARKING

vibration

mode

fund. - AT

3rd OT-AT

ESR max.

in ½

200

100

ESR typ.

in ½

130

< ±3 ppm first year

* optional HMR version: 3000G / half sine pulse / 0.3 ms

frequency with load capacitance code

company code / date code / internal code

TABLE 1: FREQUENCY STABILITY VS. TEMPERATURE

±30 ppm

±50 ppm



±100 ppm



date code: year/month; A ~ M: Jan. - Dec.; example 9A = 2019 January

9: 2019

0: 2020

1: 2021

2: 2022

3: 2023

4: 2024

Jan.

July

Febr.

Aug.

Mar.

Sept.

Apr.

Oct.

May

Nov.

June

Dec.

-20 °C ~ +70 °C

-40 °C ~ +85 °C

-40 °C ~ +105 °C

-40 °C ~ +125 °C



available

STD.



DIMENSIONS

7.0

±0.15

1.8 max.

1.25

±0.1

8.0

±0.1

2.0

±0.1

3.5

±0.1

3.0

±0.1

4.5

±0.1

5.0

±0.15

top view

ORDER INFORMATION

side view

bottom view

crystal connection

pad layout

in mm

Quartz

frequency

5.0 ~ 70.0 MHz

type

JXG75P2

load capacitance

12 pF standard

10 pF ~ 30 pF

S for series

tolerance

at 25 °C

30 = ±30 ppm

50 = ±50 ppm

stability vs.

temp. range

30 = ±30 ppm

50 = ±50 ppm

100 = ±100 ppm

option 1

option 2

blank = -20 °C ~ +70 °C

AEC = AEC-Q200 qualified

T1 = -40 °C ~ +85 °C

HMR = high mechanical reliability

T2 = -40 °C ~ +105 °C

(3000g/half sine wave/0.3ms)

T3 = -40 °C ~ +125 °C

RKE = for remote keyless entry

FU =for fundamental

(drop 100x / 150 cm)

frequencies ≥ 20 MHz

3OT =3rd overtone

Example: Q 28.0-JXG75P2-12-30/30-T1-FU-AEC-LF

(Suffix LF = RoHS compliant / Pb free)

27032019

Jauch Quartz GmbH • e-mail: info@jauch.de • full data can bedata can be found under:

info@jauch.com

full found under: www.jauch.com

All specifications are subject to change without notice

www.jauch.de | www.jauch.co.uk | www.jauch.fr | www.jauchusa.com

Recommended Resources

Galanz WP900 microwave oven electrical schematic diagram

Series switching power supply circuit composed of CW3524 02

Rechargeable flashlight circuit one (3)

555 integrated digital tachometer circuit

SMS: What are the AT commands for powering on and off? Thanks!...; yangjie050322 Embedded System

DSP-Sitara premium courses are coming soon!: [font=楷体,楷体_GB2312][size=6][color=red] Let me tell you in advance that TI's premium course - DSP-Sitara will be online tomorrow! Are you ready to start learning? [/color]:victory: [/size][/font]...; maylove DSP and ARM Processors

Looking for a fpga development board to try and learn: ...; 昕无杂念 FPGA/CPLD

What is the difference between the RAM generated by the reg [] mem [] statement and the RAM generated by the IP core in terms of the resources used by the FPGA...: Is there any difference between the RAM generated by reg [] mem [] statement and the RAM generated by IP core in terms of using FPGA resources? Does the RAM generated by the former use the basic units...; kimi170 FPGA/CPLD

What are the conditions for enabling the serial port interrupt USART_INT_IDLE of GD32F103?: When I initialized UART, I added the idle setting. usart_enable(USART0);/* enable USART0 receive interrupt */ usart_interrupt_enable(USART0, USART_INT_RBNE); usart_interrupt_enable(USART0, USART_INT_I...; bigbat Domestic Chip Exchange

Design of large LED display system based on FPGA+MCU: The traditional large-scale LED display system uses MCU, ARM or PLD as the core control chip. The design and implementation of the LED display control system with FPGA as the core is relatively comple...; Aguilera DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components