ABLS2-7.999MHZ-S-C7U datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> ABLS2-7.999MHZ-S-C7U

ABLS2-7.999MHZ-S-C7U: DescriptionSeries - Fundamental Quartz Crystal, 7.999MHz Nom, HC/49US, 2 PIN; CategoryPassive components Crystal/resonator; File Size2MB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABLS2-7.999MHZ-S-C7U Overview

Series - Fundamental Quartz Crystal, 7.999MHz Nom, HC/49US, 2 PIN

ABLS2-7.999MHZ-S-C7U Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7171013636
package instruction	HC/49US, 2 PIN
Reach Compliance Code	compliant
Country Of Origin	Mainland China
YTEOL	6.75
Other features	AT-CUT; BULK
Ageing	5 PPM/FIRST YEAR
Crystal/Resonator Type	SERIES - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.001%
frequency tolerance	15 ppm
JESD-609 code	e3
Installation features	SURFACE MOUNT
Nominal operating frequency	7.999 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-30 °C
physical size	L11.4XB4.7XH3.3 (mm)/L0.449XB0.185XH0.13 (inch)
Series resistance	100 Ω
surface mount	YES
Terminal surface	Matte Tin (Sn)

Preview

Download Datasheet

View All

HC/ 49US (AT49) LOW PROFILE SURFACE

MOUNT MICROPROCESSOR CRYSTAL

ABLS2

Moisture Sensitivity Level (MSL) – This product is Hermetically Sealed and

not Moisture Sensitive - MSL = N/A: Not Applicable

FEATURES:

• Suitable for RoHS compliant reflow

• Low height reduced to 3.3mm

• Available suitable for thin equipment

• Tight stability & extended temperature

Reduced height

to 3.3mm

RoHS

Compliant

11.4 x 4.7 x 3.3 mm

APPLICATIONS:

• Computers, Modems, Microprocessors

• Wireless Applications

STANDARD SPECIFICATIONS:

PARAMETERS

Parameters

Minimum

3.579545

Typical

-----

Maximum

24.00

50.00

70.00

Units

Notes

Fundamental AT

(Standard)

Fundamental AT or BT

(See options)

Overtone

(Standard)

)

Frequency Range

24.01

MHz

Operation Mode

Operating Temperature

Storage Temperature

Frequency Tolerance @+25°C

Frequency Stability over the Operating

Temperature ( ref. to +25°C)

Equivalent series resistance (R1)

Shunt capacitance (C0)

Load capacitance (CL)

Drive Level

Aging

Insulation Resistance

Drive level dependency (DLD)

Fundamental or 3

Overtone

-----

+70

-55

-----

+125

-50

-----

+50

-50

-----

-5

-----

See table 1 below

-----

100

-----

+50

-----

1000

ºC

ppm

Ω

µW

ppm

See options

(For BT cut, ±100ppm max.at

-10° C to +60° C only)

Standard

(See options if

other than STD)

500

-----

MΩ

Minimum 7 points tested: from 1µW to 500µW.

Change in frequency (Maximum - Minimum) over DLD range < ±10ppm

Change in ESR (Maximum - Minimum) over DLD range < 25% of Max ESR

value.

Maximum ESR over DLD range < Max ESR value.

ESR (Ω)

180

120

100

REVISED: 11.15.2016

5101 Hidden Creek Lane Spicewood TX 78669

Phone: 512-371-6159 | Fax: 512-351-8858

For terms and conditions of sale please visit:

www.abracon.com

ABRACON IS

ISO9001-2008

CERTIFIED

@25°C±3°C

First year

@ 100Vdc ± 15V

TABLE 1: ESR

FREQUENCY (MHz)

3.579545 - 4.999 (Fund.)

5.000 - 5.999 (Fund.)

6.000 - 7.999 (Fund.)

8.000 - 8.999 (Fund.)

9.000 - 9.999 (Fund.)

10.000 - 15.999 (Fund.)

16.000 - 50.000 (Fund.)

24.01 - 31.999 (3rd O/T)

32.000 - 70.00 (3rd O/T)

LL C

Recommended Resources

Digital camera-DV machine power supply circuit

Fuse protection circuit three

Diamond differential input power amplifier circuit

Flowmeter signal conversion circuit

Detect coding and sending circuit

Multiple motor windings are connected in series to an electric drying circuit

Help: Schematic diagram of universal charger!!: I am now working on my graduation project, designing a universal mobile phone charger, using a hand crank to generate electricity for the generator, which is then charged to a rechargeable battery aft...; h_g_y FPGA/CPLD

In peak current control, when the duty cycle is greater than 0.5, why is it necessary to add a ramp compensation circuit?: Help: In peak current control, when the duty cycle is greater than 0.5, why is it necessary to add a ramp compensation circuit?...; ohahaha Analogue and Mixed Signal

【Altera SoC Experience Tour】High-speed Data Acquisition ADC (3): Author: chenzhufly QQ: 368860521.1.1 Hardware environment Hardware platform: Embest SoC --LarkBoard Software platform: Development board-linux-3.10.31 Quartus 14.02.1.1 Signal chain in-depth analysis ...; chenzhufly FPGA/CPLD

Help! Can someone explain to me the concept of "negative delay trigger"?: Hello everyone! I am new here. As my graduation project requires me to ask you for help on what is "negative delay trigger"? Salute! ◎...; wuyanlincn Test/Measurement

Digital voltmeter based on single chip microcomputer: I need a digital voltmeter based on a single chip microcomputer...; hyp73 MCU

Ask for advice on the oscillator, the boss wants to kill someone.: A batch of boards I made were all scrapped. The 16m oscillator used in the single-chip microcomputer is 4.8m, and only occasionally some of them are normal at 16m. But when the ceramic is replaced on ...; lyjian MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components