EEWORLDEEWORLDEEWORLD

Part Number

Search

ABLS2-8.000MHZ-10-J1

Description
Parallel - Fundamental Quartz Crystal, 8MHz Nom, HC/49US, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size2MB,3 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ABLS2-8.000MHZ-10-J1 Overview

Parallel - Fundamental Quartz Crystal, 8MHz Nom, HC/49US, 2 PIN

ABLS2-8.000MHZ-10-J1 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7171017371
package instructionHC/49US, 2 PIN
Reach Compliance Codecompliant
Country Of OriginMainland China
YTEOL6.75
Other featuresAT-CUT; BULK
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.015%
frequency tolerance10 ppm
JESD-609 codee3
load capacitance10 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency8 MHz
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
physical sizeL11.4XB4.7XH3.3 (mm)/L0.449XB0.185XH0.13 (inch)
Series resistance80 Ω
surface mountYES
Terminal surfaceMatte Tin (Sn)
HC/ 49US (AT49) LOW PROFILE SURFACE
MOUNT MICROPROCESSOR CRYSTAL
ABLS2
Moisture Sensitivity Level (MSL) – This product is Hermetically Sealed and
not Moisture Sensitive - MSL = N/A: Not Applicable
FEATURES:
• Suitable for RoHS compliant reflow
• Low height reduced to 3.3mm
• Available suitable for thin equipment
• Tight stability & extended temperature
Reduced height
to 3.3mm
Pb
RoHS
Compliant
11.4 x 4.7 x 3.3 mm
APPLICATIONS:
• Computers, Modems, Microprocessors
• Wireless Applications
STANDARD SPECIFICATIONS:
PARAMETERS
Parameters
Minimum
3.579545
Typical
-----
-----
-----
Maximum
24.00
50.00
70.00
Units
Notes
Fundamental AT
(Standard)
Fundamental AT or BT
(See options)
3
rd
Overtone
(Standard)
)
Frequency Range
24.01
24.01
MHz
Operation Mode
Operating Temperature
Storage Temperature
Frequency Tolerance @+25°C
Frequency Stability over the Operating
Temperature ( ref. to +25°C)
Equivalent series resistance (R1)
Shunt capacitance (C0)
Load capacitance (CL)
Drive Level
Aging
Insulation Resistance
Drive level dependency (DLD)
Fundamental or 3
rd
Overtone
0
-----
+70
-55
-----
+125
-50
-----
+50
-50
-----
-----
-----
-5
-----
See table 1 below
-----
18
100
-----
+50
7
-----
1000
+5
ºC
ºC
ppm
ppm
pF
pF
µW
ppm
See options
See options
See options
(For BT cut, ±100ppm max.at
-10° C to +60° C only)
Standard
(See options if
other than STD)
500
-----
-----
MΩ
Minimum 7 points tested: from 1µW to 500µW.
Change in frequency (Maximum - Minimum) over DLD range < ±10ppm
Change in ESR (Maximum - Minimum) over DLD range < 25% of Max ESR
value.
Maximum ESR over DLD range < Max ESR value.
ESR (Ω)
180
120
100
80
60
50
40
100
80
REVISED: 11.15.2016
5101 Hidden Creek Lane Spicewood TX 78669
Phone: 512-371-6159 | Fax: 512-351-8858
For terms and conditions of sale please visit:
www.abracon.com
ABRACON IS
ISO9001-2008
CERTIFIED
@25°C±3°C
First year
@ 100Vdc ± 15V
TABLE 1: ESR
FREQUENCY (MHz)
3.579545 - 4.999 (Fund.)
5.000 - 5.999 (Fund.)
6.000 - 7.999 (Fund.)
8.000 - 8.999 (Fund.)
9.000 - 9.999 (Fund.)
10.000 - 15.999 (Fund.)
16.000 - 50.000 (Fund.)
24.01 - 31.999 (3rd O/T)
32.000 - 70.00 (3rd O/T)
LL C
pic io configuration problem
The pic16F506 io is configured as a normal io port. Instead of just configuring TRISB to 1 for input and 0 for output, why is my IO not listening? Sending high and low levels cannot be controlled....
erlangzhou Microchip MCU
[EEWORLD module arrangement] + tlc2543 (A/D)
The module data I used this year has proven to be useful...
kinglong2765 Electronics Design Contest
Zhengzhou Toyota owner was beaten and thrown on the roadside after defending his rights
Comprehensive news from China Internet TV: In early November, a video less than 4 minutes long went viral online, with the number of hits soaring to more than 300,000 in a few days. The title of this ...
wanghongyang Talking
Why can the step size only be 1?
The top-level module is—— module ramout(input clkin,input [7:0] addr_read,output [11:0] data_read); reg [ 7:0] cnt;reg [ 1:0] status; reg [ 7:0] addr;reg [15:0] din;wire [15:0] dout;regwe; paremeter s...
andyandy FPGA/CPLD
SAM D21 development board trial experience + related hardware information
SAM D21 development board trial experience + related hardware information...
蓝雨夜 MCU
About square wave to triangle wave
I used OPA820 to make a square wave to triangle wave circuit, which can produce waveforms, but the output amplitude varies too much with frequency. It attenuates by 500mv almost every time it rises by...
单片机菜菜 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1607  1718  742  30  1001  33  35  15  1  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号