OSTYK61603030 datasheet, PDF - EEWORLD Datasheet

OSTYK61603030: Descriptionconn barrier strip 3circ 10mm; CategoryThe connector; File Size84KB，1 Pages; ManufacturerOn-Shore Technology ( OST ); Websitehttp://www.on-shore.com; Environmental Compliance

Download Datasheet Parametric View All

OSTYK61603030 Overview

conn barrier strip 3circ 10mm

Parameter Name	Attribute value
Datasheets
OSTYK616xx030
Standard Package	1
Category	Connectors, Interconnects
Family	Terminal Blocks - Barrier Blocks
Packaging	Bulk
Terminal Block Type	Barrier Block
Number of Circuits	3
Number of Wire Entries	3
Pitch	0.394" (10.00mm)
Number of Rows	1
Current Rating	25A
Voltage Rating	300V
Wire Gauge	12-22 AWG
Top Terminati	Screws with Captive Plate
Bottom Terminati	Solder Tab
Barrier Type	2 Wall (Dual)
Features	-
Col	Black
Terminal Screw Material	Steel
Terminal Screw Finish	Nickel
Mounting Type	Chassis, Panel
Operating Temperature	-40°C ~ 105°C
Material - Insulati	Thermoplastic
Material Flammability Rating	UL94 V-0

Ask about the op amp: Let’s discuss the function of op amp?...; eplj_163 Analog electronics

About PCB circuit board business: I registered here, the world of electronic engineers. I have been struggling for a long time, and I want to post an advertisement! I am in the PCB circuit board business, specializing in PCB proofing ...; 老谢PCB打样 Talking about work

Verilog Basics: Verilog Basics Key Points: The value assignment method in the tb module depends on the logic method in the logic function. If it is combinational logic, use blocking assignment. If it is sequential lo...; 一纸玫瑰 FPGA/CPLD

Sate210/Sate210-F wince software resource description: [align=left][font=黑体][size=15.0pt]Sate210 wince[/size][/font][font=黑体][size=15.0pt]Software Resource Description[/size][/font][/align][table=98%] [tr] [td=64] [align=left][b]Category[/b][/align] [/td]...; gooogleman Embedded System

Debuggable design provides detailed viewing of signal data: Debugging design functionality is an ongoing process: it starts with architectural design, continues through logical and physical implementation, and does not stop after tapeout. Once prototype silico...; 程序天使 FPGA/CPLD

[My MicroPython Beginner's Guide] - Python for Beginners: [i=s] This post was last edited by 不足论 on 2018-1-9 13:10[/i] Actually, I have said in the forum that I am currently working on artificial intelligence and doing artificial intelligence analysis. Now I...; 不足论 MicroPython Open Source section

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components