EEWORLDEEWORLDEEWORLD

Part Number

Search

370-80-112-00-001101

Description
header turret solder tail 2.54mm
CategoryThe connector   
File Size14KB,3 Pages
ManufacturerPRECI-DIP
Websitehttp://www.precidip.com/en/index.html
Environmental Compliance  
Download Datasheet Parametric View All

370-80-112-00-001101 Online Shopping

Suppliers Part Number Price MOQ In stock  
370-80-112-00-001101 - - View Buy Now

370-80-112-00-001101 Overview

header turret solder tail 2.54mm

370-80-112-00-001101 Parametric

Parameter NameAttribute value
Datasheets
370-xx-1yy-00-001101
RoHS Informati
RoHS Declarati
Standard Package480
CategoryConnectors, Interconnects
FamilyRectangular Connectors - Headers, Specialty Pi
PackagingBulk
Connector TypeHeader Stri
Contact TypeTurre
Number of Positions12
Pitch0.100" (2.54mm)
Number of Rows1
Row Spacing-
Mounting TypeThrough Hole
TerminatiSolde
Features-
Contact FinishTi
Contact Finish Thickness-
ColBlack
PCB CONNECTORS
SERIES
370
370-PP-1NN-00-001101
Single Row
2.54 mm, Turret head
PCB header strips for wiring application with solder tail /
connecting pin.
TECHNICAL SPECS.:
Insulator
Flammability
Contact
Connecting pin Ø
Mechanical life
Rated current
Contact resistance
Dielectric strength
Black glass filled polyester PCT-GF30-FR
UL 94V-O
Brass CuZn36Pb3 (C36000)
0.5 mm
Min. 100 cycles
3A
Max. 10 m
Min. 1000 V RMS
ORDERING INFORMATION:
PP Plating code
10
80
Termination
Gold 0.25 µm
Tin
Connecting pin
Gold 0.25 µm
Tin
NN number of poles. Replace NN with the requested number of poles, e.g. 460-10-2NN-00-001101 for a double row
version with 16 pins becomes 460-10-216-00-001101.
PHONE
PRECI-DIP SA
Rue Saint-Henri 11 P.P.Box 834 CH-2800 Delémont / Switzerland
+41 (0)32 421 04 00
FAX
+41 (0)32 421 04 01
E-MAIL
sales@precidip.com www.precidip.com
[ESP32 Learning_1] The first ESP32-S3 example - hello_world
[i=s]This post was last edited by mars4zhu on 2022-7-16 20:00[/i]The first ESP32-S3 example - hello_worldCompile and runFollowing the step-by-step instructions in the document, execute the following c...
mars4zhu DigiKey Technology Zone
[Xiao Meige FPGA Advanced Tutorial] Chapter 11 Four-channel Amplitude-Frequency-Phase Adjustable DDS Signal Generator
[align=center][color=#000][size=15px][b][size=6]XI. Four-channel DDS signal generator with adjustable amplitude, frequency and phase[/size][/b][/size][/color][/align] [align=center][color=#000][size=1...
芯航线跑堂 FPGA/CPLD
What to do after wince starts and initializes FLASH?
Please tell me, when wince starts, what operations are performed after initializing FLASH? How can I know whether FLASH initialization is successful? Thank you...
xfzhaoyong Embedded System
Xi'an Datang Telecom FPGA/CPLD Design Experience Sharing
Let's learn together and make progress together. . . . [[i] This post was last edited by Heshixifengbeihuashan on 2010-11-22 10:56 [/i]]...
何事西风悲画扇 FPGA/CPLD
EMIF SDRAM Addressing
[size=5][color=#0000ff]EMIF_SDRAM I wrote a question about it before. Now I want to ask how the address of SDRAM is obtained. I know that SDRAM is divided into row address and column address. But I do...
YXQWXN DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2453  1225  1753  1405  743  50  25  36  29  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号