datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > Passive components> The resistor> PHR0603Y1200BGTC
PDF
Preview

PHR0603Y1200BGTC

Description
Fixed Resistor, Thin Film, 0.1W, 120ohm, 35V, 0.1% +/-Tol, 10ppm/Cel, Surface Mount, 0603, CHIP
CategoryPassive components    The resistor   
File Size113KB，6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

PHR0603Y1200BGTC Overview

Fixed Resistor, Thin Film, 0.1W, 120ohm, 35V, 0.1% +/-Tol, 10ppm/Cel, Surface Mount, 0603, CHIP

PHR0603Y1200BGTC Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145068504510
package instructionCHIP
Reach Compliance Codeunknown
Country Of OriginFrance
ECCN codeEAR99
YTEOL8.1
Other featuresHIGH PRECISION
structureRectangular
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-65 °C
Package height1.02 mm
Package length2.16 mm
Package formSMT
Package width1.01 mm
method of packingTR, Plastic
Rated power dissipation(P)0.1 W
Rated temperature70 °C
GuidelineESCC4001/023
resistance120 Ω
Resistor typeFIXED RESISTOR
size code0603
surface mountYES
technologyTHIN FILM
Temperature Coefficient10 ppm/°C
Terminal surfaceGold (Au)
Terminal shapeWRAPAROUND
Tolerance0.1%
Operating Voltage35 V

PHR0603Y1200BGTC Preview

PHR
www.vishay.com
Vishay Sfernice
ESCC (
) 4001/023 Qualified High Precision (5 ppm, 0.01 %),
Thin Film Chip Resistors
FEATURES
• Load life stability at ± 70 °C for 2000 h:
0.15 % under Pn
• Low temperature coefficient down to ± 5 ppm/°C
• Very low noise (< -35 dB) and voltage coefficient
(< 0.01 ppm/V)
DESIGN SUPPORT TOOLS
Models
Available
click logo to get started
• Resistance range: 10
to 3 M (depending on size)
• Laser trimmed tolerances to ± 0.01 %
• TCR in lot tracking
5 ppm/°C
• Termination: Thin film technology
• SnPb terminations over nickel barrier
• ESCC 4001 (generic specifications)
• ESCC 4001/023 (detailed specifications)
• ESCC qualified
• SMD wraparound chip resistor
• Operating temperature range: -65 °C to +155 °C
• From 0402 to 2010
• Material categorization: for definitions of compliance
please see
www.vishay.com/doc?99912
Vishay Sfernice Thin Film division holds ESCC QML
qualification (ESCC technology flow qualification).
These High-Rel. components are ideal for low noise and
precision applications, superior stability, low temperature
coefficient of resistance, and low voltage coefficient, Vishay
Sfernice’s precision thin film wraparound resistors exceed
requirements of MIL-PRF-55342G characteristics Y
(± 10 ppm/°C).
STANDARD ELECTRICAL SPECIFICATIONS
MODEL
ESCC
SIZE VARIANT
NUMBER
0402 13 and 14
0603 01 and 05
0805 02 and 06
1206 03 and 07
2010 04 and 08
RATED
POWER
RESISTANCE
AT + 70 °C
RANGE
(Pn)
W
(1)
10 to 150K
10 to 500K
10 to 750K
10 to 3.5M
10 to 6M
0.05
0.1
0.125
0.25
0.50
LIMITING
ELEMENT
VOLTAGE
(UL)
V
(1)
30
35
75
100
150
INSULATION
VOLTAGE
(U
i
)
V
50
100
200
300
300
TOLERANCE
±%
0.01, 0.02, 0.05, 0.1
0.01, 0.02, 0.05, 0.1
0.01, 0.02, 0.05, 0.1
0.01, 0.02, 0.05, 0.1
0.01, 0.02, 0.05, 0.1
TEMPERATURE
COEFFICIENT
± ppm/°C
5, 10, 25
5, 10, 25
5, 10, 25
5, 10, 25
5, 10, 25
PHR 0402
PHR 0603
PHR 0805
PHR 1206
PHR 2010
Note
(1)
Limiting voltages and power rating are already derated (for maximum ratings admissible, refer to P chip:
www.vishay.com/cod?53017)
CLIMATIC SPECIFICATIONS
Operating temperature
range
Soldering temperature
(T
sol
)
-65 °C; +155 °C
260 °C, immersion 10 s
MECHANICAL SPECIFICATIONS
Substrate material
Technology
Film
Protection
Terminations
Alumina
Thin film
Nickel chromium
with mineral
passivation
Epoxy and silicone
B type:
SnPb over nickel barrier
for solder reflow
(1)
G type:
gold over nickel barrier
Note
(1)
For B terminations use recommended reflow profile #1 as per
Application Note “Guidelines for Vishay Sfernice Resistive and
Inductive Components” (document number: 52029)
Revision: 03-Jan-2019
Document Number: 53037
1
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
PHR
www.vishay.com
Vishay Sfernice
DIMENSIONS
in millimeters
A
D
D
C
B
E
E
VARIANT
NUMBER
01, 05
02, 06
03, 07
04, 08
13, 14
STYLE
0603
0805
1206
2010
0402
MIN.
1.39
1.78
2.87
4.95
0.87
A
MAX.
2.16
2.55
3.64
5.72
1.64
MIN.
0.62
1.14
1.47
2.41
0.47
B
MAX.
1.01
1.53
1.86
2.8
0.86
DIMENSIONS
C
MIN.
MAX.
0.25
1.02
0.25
1.02
0.25
1.02
0.25
1.02
0.25
1.02
D
MIN.
0.17
0.17
0.17
0.35
0.09
MAX.
0.51
0.51
0.51
0.85
0.38
MIN.
0.25
0.25
0.25
0.35
0.12
E
MAX.
0.51
0.51
0.51
0.85
0.38
TRACEABILITY DEFINITIONS
The two major traceability elements are defined as:
• The primary process lot number named Front End lot (FE lot). One “FE lot” is composed of several wafers issued from the
same thin film deposition sequence.
• The date code named Batch Number (BN). The “BN” is defined after completion of the end of production testing sequence.
The lot homogeneity is given by the “FE lot” and not by the “BN”.
According to the applied rules validated by the ESCC through the product qualification, the following situations are agreed:
• Parts coming from different “FE lost” might have the same “BN”.
• A maximum of two different “BN” might be applied to the same “FE lot” to enable the use of overruns from a previous PO.
• Unless requested / approved by the customer the “BN” will be 2 years old maximum.
SPECIFIC TRACEABILITY REQUIREMENTS
The following specific requirements have to be treated as:
• A customer who requires “Lot Homogeneity” has to mention it on the PO as “SINGLE PRODUCTION LOT”.
• A customer who requires “Lot Homogeneity” in addition to a “Single Batch Number” has to mention it on the PO as “SINGLE
PRODUCTION LOT AND OPTION R0101”.
END OF PRODUCTION TESTING
Mandatory testing performed at the end of the production process:
• 100 % overload: Voltage
6.25 Pn x Rn
or 2 UL whichever is less - duration 2 s
• 100 % burn in: 168 h at Pn at 70 °C
OPTIONS
LOT VALIDATION TESTING
For procurement of qualified components, lot validation testing is not required and shall only be performed if specifically
stipulated in the purchase order.
For procurement of unqualified components, lot validation testing shall be performed as stipulated in the purchase order. The
need for lot validation testing shall be determined by the orderer.
When lot validation testing is required, it shall consist of the performance of one or more of the tests or subgroup test sequences
of chart F4 indicated in the ESA Generic Specification ESCC 4001. The testing to be performed and the sample size shall be as
stipulated in the purchase order. When procurement of more than one component type is involved from a family, range or series,
the selection of representative samples shall also be stipulated in the purchase order.
Lot validation testing will be composed of one LVT charges and LVT samples:
• Lot validation test charges has to be ordered separately on purchase order.
• Lot validation samples have to be ordered separately on purchase orderer.
FINAL INSPECTION
If requested by the orderer a final inspection can be performed on site.
Final inspection has to be stipulated separately on purchase order.
Revision: 03-Jan-2019
Document Number: 53037
2
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
PHR
www.vishay.com
Vishay Sfernice
LAND PATTERN
in millimeters
G
min.
Z
max.
CHIP SIZE
0402
0603
0805
1206
2010
Z
max.
1.55
2.37
2.76
3.91
5.93
G
min.
0.15
0.35
0.74
1.85
3.71
X
m
ax
.
X
max.
0.73
0.98
1.40
1.73
2.67
Note
• Suggested land pattern: According to IPC-7351A
QUALIFIED OHMIC RANGE
MODEL
ESCC
VARIANT
OHMIC
RANGE
()
10 to < 50
01 to 08
and
13 to 14
50 to < 100
100 to < 250
250
(1)
QUALIFIED OHMIC RANGE
TOLERANCE
(%)
0.1
0.05 and 0.1
PHR
0.02, 0.05 and 0.1
01 to 08
and
13 to 14
MODEL
ESCC
VARIANT
OHMIC
RANGE
()
(1)
TEMPERATURE
COEFFICIENT
(ppm/°C)
ESCC
CODE
2
2
1
0
2
1
0
9
10 to < 20 E: 25 (-55 °C; +155 °C)
E : 25 (-55 °C ; +155 °C)
20 to < 50 Y : 10 (-55 °C ; +155 °C)
Z : 5 (+22 °C ; +70 °C)
50
E : 25 (-55 °C ; +155 °C)
Y : 10 (-55 °C ; +155 °C)
Z : 5 (+22 °C ; +70 °C)
C : 5 (-55 °C ; +155 °C)
PHR
0.01, 0.02, 0.05 and 0.1
(1)
QUALIFIED OHMIC RANGE: MAX. VALUE
PHR 0402
PHR 0603
100 k (67 k for TCR C) 200 k (160 k for TCR C)
PHR 0805
250 k
PHR 1206
1 M
PHR 2010
3 M
Note
(1)
For values, TCR, tolerance outside of qualified range: Please consult
POPULAR OPTIONS
OPTION 0041
Production according to ESCC 4001/023 for: Cases, ohmic
values, tolerance or TCR outside of qualified range.
Please consult Vishay Sfernice for feasibility.
EXTENDED FEATURES
You may consult Vishay Sfernice for chip sizes, ohmic
values and tolerances outside of the qualified range.
POWER DERATING CURVE
RATED POWER (W)
0.500
2010
PACKAGING
Two types of packaging are available: Waffle-pack and tape
and reel.
NUMBER OF PIECES PER PACKAGE
SIZE
WAFFLE
PACK
2" × 2"
100
50
140
60
TAPE AND REEL
(2)
MIN.
MAX.
5000
4000
1000
8 mm
TAPE
WIDTH
0.250
1206
0402
0603
0805
1206
2010
0.125
0.100
0.050
0
0
0805
0603
0402
70
155
AMBIENT TEMPERATURE (°C)
Note
(2)
MoQ: 50 pieces
Revision: 03-Jan-2019
Document Number: 53037
3
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
PHR
www.vishay.com
Vishay Sfernice
REQUIREMENTS
ESA/SCC 4001/023
± 0.05 % + (0.05
x 100/Rn)
± 0.05 % + (0.05
x 100/Rn)
± 0.05 % + (0.05
x 100/Rn)
MIL-PRF-55342G
0.10 %
0.1 %
(for 100 cycles)
-
PERFORMANCE
TEST
Short time overload
Rapid temperature
change
Soldering
(thermal shock)
Terminal strength:
adhesion bend strength
of end plated facing
Climatic sequence
Load life
High temperature exposure
CONDITIONS
U
=
6.25 Pn x Rn
U
max.
< 2 UL - 2 s
-55 °C / +155 °C 5 cycles
CEI 66-2-14 Test Na
260 °C / 10 s
CEI 68-2-20 A Test T6
(met. 1A)
CEI 115-1 Clause 4.32
CEI 115-1 Clause 4.33
CEI 67-2-1 / CEI 68-2-2
CEI 67-2-13 / CEI 68-2-30
2000 h Pn at +70 °C
90’ / 30’ cycle
2000 h Pn at +155 °C
CEI 68-2-20A Test B
TYPICAL
± 0.01 %
± 0.01 %
± 0.015 % (for 500 cycles)
± 0.005 %
± 0.05 % + (0.05
x 100/Rn)
± 0.10 % + (0.05
x 100/Rn)
± 0.15 % + (0.05
x 100/Rn)
± 0.15 % + (0.05
x 100/Rn)
-
-
0.5 %
± 0.10 %
(duration 1000 h)
± 0.01 %
± 0.02 %
Insulation resistance > 1 G
± 0.02 %
Insulation resistance > 1 G
± 0.05 %
Insulation resistance > 1 G
ESCC/PHR CODIFICATION CORRESPONDENCE TABLES
VARIANT
13
01
02
03
04
14
05
06
07
08
PHR
MODEL
CASE SIZE
0402
0603
0805
1206
2010
0402
0603
0805
1206
2010
G (gold)
B (tin/lead)
TERMINATION
ESCC/PHR CODIFICATION CORRESPONDENCE TABLES
TEMPERATURE COEFFICIENT
5 ppm/°C (+22 °C; +70 °C)
10 ppm/°C (-55 °C; +155 °C)
25 ppm/°C (-55 °C; +155 °C)
5 ppm/°C (-55 °C; +155 °C)
ESCC CODE
0
1
2
9
PHR CODE
Z
Y
E
C
ESCC/PHR CODIFICATION CORRESPONDENCE TABLES
TOLERANCE
0.1 %
0.05 %
0.02 %
0.01 %
ESCC CODE
B
W
P
L
PHR CODE
B
W
P
L
Revision: 03-Jan-2019
Document Number: 53037
4
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
PHR
www.vishay.com
Vishay Sfernice
GLOBAL PART NUMBER INFORMATION
LIMITED TO 18 DIGITS: If more digits are necessary a codification of some digits might be necessary
P
TYPE
PHR0402
PHR0603
PHR0805
PHR1206
PHR2010
H
R
0
TCR
6
0
3
Y
1
0
0
3
B
B
T
1
PACKAGING
For more
information
see
Codification
of Packaging
table
4
OPTION
Leave
blank
if no
option
Y
= ± 10 ppm/°C
E
= ± 25 ppm/°C
Z
= 5 ppm/°C
(+22 °C; +70 °C)
C
= 5 ppm/°C
(-55 °C; +155 °C)
OHMIC
VALUE
The first three digits are
significant figures and the
last digit specifies the
number of zero to follow. R
designates decimal point.
Example:
10R0
= 10
3901
= 3900
1004
= 1 M
TOLERANCE
L
= ± 0.01 %
P
= ± 0.02 %
W
= ± 0.05 %
B
= ± 0.10 %
TERMINATION
B:
SnPb over
nickel barrier
G:
gold
Note
•
Terminations B:
Variants 01 / 02 / 03 / 04 and 13
Terminations G:
Variants 05 / 06 / 07 / 08 and 14
GLOBAL PART NUMBER INFORMATION
ESCC Code
4
ESCC SPEC
4001023
0
0
1
VARIANT
0
2
3
0
1
1
0
0
3
B
1
TCR
13
or
14
= 0402
01
or
05
= 0603
02
or
06
= 0805
03
or
07
= 1206
04
or
08
= 2010
OHMIC
VALUE
The first three digits are
significant figures and the
last digit specifies the
number of zero to follow. R
designates decimal point.
Example:
10R0
= 10
3901
= 3900
1004
= 1 M
TOLERANCE
L
= ± 0.01 %
P
= ± 0.02 %
W
= ± 0.05 %
B
= ± 0.10 %
1
= ± 10 ppm/°C
0
= ± 5 ppm/°C
(+22 °C; +70 °C)
2
= ± 25 ppm/°C
9
= ± 5 ppm/°C
(-55 °C; +155 °C)
CODIFICATION PACKAGING
- Waffle Pack
CODE 18
W
WA
PACKAGING
25 min. (100 min. for size 0402), 1 mult
100 min., 100 mult
(1)
CODIFICATION PACKAGING
- Paper Tape
(2)
CODE 18
PT
PA
PB
PC
PD
(3)
PE
(3)
PACKAGING
100 min., 1 mult
100 min., 100 mult
250 min., 250 mult
500 min., 500 mult
1000 min., 1000 mult
2500 min., 2500 mult
Full tape
CODIFICATION PACKAGING
- Plastic Tape
(2)
CODE 18
T
TA
TB
TC
TD
TE
TF
PACKAGING
50 min. (100 min. for size 0402), 1 mult
100 min., 100 mult
250 min., 250 mult
500 min., 500 mult
1000 min., 1000 mult
2500 min., 2500 mult
Full tape
(3)
(1)
PF
(3)(4)
Notes
Available only in size 1206
(2)
Plastic tape in standard for all sizes. Paper tape in option for
0402, 0603, 0805 and 1206. Please consult Vishay Sfernice for
2010 size
(3)
Not available for size 0402
(4)
Qantity depending on size of chips
Revision: 03-Jan-2019
Document Number: 53037
5
For technical questions, contact:
sferthinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Electronic birthday candle circuit (1)

DC voltage doubler circuit

Dual output flyback switching power supply circuit diagram

Backup power supply for permanent CMOS RAM

Four-way latch remote control switch receiving and control circuit

Broadband Op Amp Circuit

Is there any way to expand fpga io?
Is there any way to expand fpga io?...
osoon2008 FPGA/CPLD
The Painful Experience of DSP Connecting to Emulator
[size=4]Don't plug or unplug while power is on[/size] [size=4] [/size] [size=4]Don't plug or unplug while power is on[/size] [size=4] [/size] [size=4]Don't plug or unplug while power is on[/size] [siz...
灞波儿奔 DSP and ARM Processors
When writing flash to MSP430G2553, the voltage of reset pin IO port changes
[color=#000]As shown in the figure, CHI is the reset pin, CH2 is the power supply. When writing flash, the reset pin voltage changes. Is it possible to cause the microcontroller to restart at this tim...
Gavin Microcontroller MCU
A new phase-locking technology for photovoltaic grid-connected systems based on TMS320F2812
[size=4]New phase-locked technology for photovoltaic grid-connected system based on TMS320F2812[/size] [size=4][/size] [size=4] [/size] [size=4][/size]...
Jacktang DSP and ARM Processors
Where did the dollar go?
三个人去投宿,一晚30元.三个人每人掏了10元.凑够30元,交给了老板. 　　后来老板说: 今天优惠,只要25元就够了,拿出5元命令服务生退还给他们, 　　服务生偷偷藏起了2元,放進自己口袋, 　　然后,把剩下的3元钱,退还给了那三个人,那三个人每人分到1元. 　　这样,一开始每人掏了10元,现在又退回1元,也就是10-1=9,每人只花了9元, 　　3个人每人9元, 　　3 X 9 = 27 元 ...
simonprince Talking
Kernel patching, the difference between uImage, zImage and bzImage, kernel compilation tips
How to patch the kernel: A patch is a text document created by the diff tool that stores the differences between the source code of two kernel versions. Patch the kernel Example: Example 1 : Upgrade f...
lxylzlzs Linux and Android
Shortcut:   S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components

  1. 97L220
  2. C315C169DAG5TA7301
  3. 008016120217938
  4. 7301P4YW1SE22
  5. MQSMAJP4KE33A
  6. F8BF14E15DB1303
  7. SLRM323200BFBDDS
  8. HVCG3512DKE237M
  9. GLZ13A_R1_10001
  10. GDZ16C-34T/B
  11. MMDT3906-R1-00001
  12. 610-203S-075

Popular Articles

  1. Several Bluetooth headsets I have tested, see if there is one you like
  2. Jingsheng Electromechanical: Failed to complete semiconductor equipment contract worth 644 million yuan
  3. Toshiba launches the new M4G group MCU based on Arm® Cortex®-M4 in the TXZ+TM family of advanced series
  4. STM8S self-study notes-003 GPIO output: light up the LED and marquee special effects
  5. Taiwanese media: Chip makers plan to increase QLC NAND production
  6. STC51 MCU serial communication program
  7. Intel plans to spend 80 billion euros to build factories in Europe over ten years
  8. 51 MCU Experiment 1 - Serial Communication (TX/RX)
  9. B001-Atmega16-Interrupt (GCC-AVR)-(ques=3)
  10. uboot-2011.12 ported to S3C2440 (Sequence 5) - ARM register description

Technical ResourceMore

  1. Design of data collection and analysis system for discrete production workshop
  2. MAX9240,pdf
  3. Freelance 2000 v7.1 User Manual
  4. Machining quality and its control
  5. Development of a new type of compensation circuit for low power switching power supply
  6. Little Swan TE-1901 induction cooker circuit diagram
  7. Specifications for the use of standard and medium-length digital projection
  8. Handbook of Chemical Analysis Calculations
  9. IR3802A ic datasheet
  10. Design of High Sensitivity CCD Photoelectric Signal Detection System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 702  2579  1199  869  807  15  52  25  18  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号