EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050TACHA18.432/12.288

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerDiodes Incorporated
Download Datasheet Parametric View All

PT7V4050TACHA18.432/12.288 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050TACHA18.432/12.288 Parametric

Parameter NameAttribute value
Objectid4000517324
package instructionDIP,
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresSEATED HEIGHT CALCULATED
Analog Integrated Circuits - Other TypesPHASE DETECTOR
JESD-30 codeR-PDIP-T16
length20.32 mm
Number of functions1
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Maximum seat height4.58 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
Temperature levelCOMMERCIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width7.62 mm
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
Problems with parallel diodes on signal lines
I would like to ask you a question. I input an uncertain signal to D1 and D2, the highest of which is no more than 12V. Will there be voltage at the position shown by the oscilloscope? Will the signal...
fooleyou Analog electronics
It's too late if you don't buy it now! Choose this gift for Children's Day and both parents and children will be happy
Children's Day is coming. Have you not chosen a gift for your little prince or princess? A children's smartwatch would be a good choice. As an important branch of smart wearable devices, children's sm...
EEWORLD社区 TI Technology Forum
About DM365 IP Camera IPNC
I don't understand the web page for the DM365-based network camera. Please give me some advice! There is a IPNCWebDlls.CAB in the web page source code! I want to know what gIPNC-ro.gz is. I used the f...
longxtianya DSP and ARM Processors
[Raspberry Pi Pico Review] Unable to identify USB serial port
I used tonny to save a main.py program for flashing an LED to disk, and then the pico broke... After flashing the official MicroPython firmware, the USB virtual serial port cannot be displayed. It see...
dql2016 Creative Market
Serial port problem
We have a device that is controlled by the central control via the serial port. Yesterday, because I needed to debug this device, I used the computer's serial port to operate the device, and then conn...
jekr Embedded System
Shenzhen Jute Optoelectronics Technology Co., Ltd. is recruiting
The following is the current recruitment information of Shenzhen Jue Te Optoelectronics Technology Co., Ltd. If you are interested, you can directly reply to the email [url=mailto:gouleweixiao@126.com...
gouleweixiao Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 728  2421  712  2164  1271  15  49  44  26  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号