530RB509M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530RB509M000DG

530RB509M000DG: DescriptionLVPECL Output Clock Oscillator, 509MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RB509M000DG Overview

LVPECL Output Clock Oscillator, 509MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RB509M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	509 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

"Hot cake" heater principle NE555 heater circuit diagram

Feedforward power amplifier

Preliminary amplification circuit of stripe counter of 1m laser length measuring machine

UHF antenna amplifier circuit with push stage

Haier BC-118 kitchen refrigeration refrigerator circuit

Computer motherboard circuit diagram 820 1_22

BBB spectrum analyzer experience sharing: waveform display: [i=s]This post was last edited by airqj on 2014-7-20 21:46[/i] At first, I wanted to use the linux curses library to do this, which is the terminal-based display method. Later I thought the effect mig...; airqj DSP and ARM Processors

Automotive Embedded SoC Systems: This paper introduces the development process of automotive embedded systems from low-end to high-end and the main characteristics of each stage, and discusses in detail the new theories, new methods ...; frozenviolet Automotive Electronics

I have a few questions about the vxworks file system. I hope you can help me.: I've been reading about vxworks file systems recently. I'd like to ask you a few questions: 1. Which is the default file system for vxworks, or is it added when making an image? 2. Is there a function...; ping1988913 Real-time operating system RTOS

Are there any friends working on CCD and DSP in the medical field?: Are there any friends who work on CCD and DSP in the medical field? If so, please add Q357947967 and we can communicate with each other....; jinsihu2005 Medical Electronics

Happy learning season with TI MSP430 LaunchPad!: Event time: May 10 to June 30, 2012Eligibility: All EEWORLD members can participate How to participate? 1. Register in TI classroom ( https://www.eeworld.com.cn/training/ ) and obtain student qualific...; EEWORLD社区 Microcontroller MCU

msp430f149 hardware SPI driver nRF905 failed: I have a source code that can drive nRF905, but the SPI is simulated by IO. I want to change it to 430 hardware SPI, but I have not succeeded after several days of adjustment. . . . . Who has done thi...; aiwanqq Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components