EEWORLDEEWORLDEEWORLD

Part Number

Search

590ND-BDG

Description
osc prog 3.3V lvds low 7ppm
CategoryPassive components   
File Size115KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

590ND-BDG Overview

osc prog 3.3V lvds low 7ppm

590ND-BDG Parametric

Parameter NameAttribute value
Datasheets
SI590/591
Product Photos
Si590 591 series.jpg
Product Training Modules
Crystal Oscillators and Voltage Controlled Oscillators
Clock Tree Timing Solutions
Featured Produc
Si590 and Si591 Low Jitter Xos, Includes Part Order Guide
Standard Package1
CategoryCrystals and Oscillators
FamilyProgrammable Oscillators
PackagingTray
TypeProgrammed by Digi-Key (Enter your frequency in Web Order Notes)
Available Frequency Range125MHz ~ 214.99MHz
FunctiTri-State (Output Enable)
OutpuLVDS
Voltage - Supply3.3V
Frequency Stability±7ppm
Operating Temperature-40°C ~ 85°C
Spread Spectrum Bandwidth-
Current - Supply (Max)100mA
Mounting TypeSurface Mou
Package / Case6-SMD, No Lead (DFN, LCC)
Heigh0.071" (1.80mm)
Size / Dimensi0.276" L x 0.197" W (7.00mm x 5.00mm)
Current - Supply (Disable) (Max)-
Dynamic CatalogSi590 Series with Ordering Guide
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 7.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.0 8/11
Copyright © 2011 by Silicon Laboratories
Si590/591
Please help me, I have been trying for a long time, but it still doesn't work...
[i=s]This post was last edited by dontium on 2015-1-23 13:26[/i] I am working on a DSP--PCI driver. When debugging the application, the following error occurs:----- damned.pjt - Debug ----------------...
limaobin Analogue and Mixed Signal
Learning simulation + "Operational Amplifier Noise Optimization Handbook" reading notes 2
[i=s] This post was last edited by dontium on 2015-1-23 11:23 [/i]In the photodiode detection circuit, the above circuit is often used to convert current into voltage. Through learning, it is found th...
machinnneee Analogue and Mixed Signal
First use of SAM D21 Xplained Pro-ASF
[i=s]This post was last edited by jqh_111 on 2014-10-28 23:04[/i] [align=center][b][font=Times New Roman][color=#000000]First use of ASF[/color][/font][/b][b][color=#000000][/color][/b][/align][align=...
jqh_111 MCU
ADS Step by Step Learning [pdf attachment]
ADS Step by Step...
呱呱 MCU
Now I have to hand over all the work to my subordinates. I don't know whether it is a good thing or a bad thing.
Now I no longer do coding, nor architecture, and I focus on management and some communication with customers and the company's CEO. Gradually, many technical issues have become alienated, and I am wor...
flyingdsp Talking about work
PcbDesign
PcbDesign...
护花使者 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 144  2549  1859  2845  1132  3  52  38  58  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号