EEWORLDEEWORLDEEWORLD

Part Number

Search

591MA-DDG

Description
osc prog 3.3V lvpecl low 50ppm
CategoryPassive components   
File Size115KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

591MA-DDG Overview

osc prog 3.3V lvpecl low 50ppm

591MA-DDG Parametric

Parameter NameAttribute value
Datasheets
SI590/591
Product Photos
Si590 591 series.jpg
Product Training Modules
Crystal Oscillators and Voltage Controlled Oscillators
Clock Tree Timing Solutions
Featured Produc
Si590 and Si591 Low Jitter Xos, Includes Part Order Guide
Standard Package1
CategoryCrystals and Oscillators
FamilyProgrammable Oscillators
PackagingTray
TypeProgrammed by Digi-Key (Enter your frequency in Web Order Notes)
Available Frequency Range525MHz ~ 810MHz
FunctiTri-State (Output Enable)
OutpuLVPECL
Voltage - Supply3.3V
Frequency Stability±50ppm
Operating Temperature-40°C ~ 85°C
Spread Spectrum Bandwidth-
Current - Supply (Max)125mA
Mounting TypeSurface Mou
Package / Case6-SMD, No Lead (DFN, LCC)
Heigh0.071" (1.80mm)
Size / Dimensi0.276" L x 0.197" W (7.00mm x 5.00mm)
Current - Supply (Disable) (Max)-
Dynamic CatalogSi591 Series with Ordering Guide
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 7.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.0 8/11
Copyright © 2011 by Silicon Laboratories
Si590/591
Why is FPGA Design Simple?
[color=rgb(51, 51, 51)][font="][size=14px][b]The IC/FPGA Simplified Design Method pioneered by Mr. Pan Wenming is of epoch-making significance. This design method not only reduces the difficulty of IC...
njiggih FPGA/CPLD
What is the macro in macro assembly?
The one in Word is also called macro?...
fanghuyu Embedded System
urgent.....
Use ADS1.2 to debug the program. Select DebuginFlash and enter the AXD debugging environment. The program runs, but no results appear. After stopping, the program always stops here: DataAbort B DataAb...
hahazhenxin Embedded System
MSP430F5529 P2 port external interrupt
Excuse me, I set the 3rd and 4th pins of P2 as external falling edge interrupts with pull-up input, and use 2 buttons to control the 3rd and 4th pins, but why are the flags of the 3rd and 4th pins set...
shuijinliuxi Microcontroller MCU
External interrupt of stm32
I won't say anything more, and I'll go straight to the program (for reference only when using the V3.5 firmware library) #include "stm32f10x.h" int main(void) { NVIC_InitTypeDef NVIC_Struct; EXTI_Init...
dj狂人 stm32/stm8
Repost---An experience that a person spent 6K+6 days of pain to gain
[size=5]Reposted from CSDN blog, author [color=#333333][font=Arial, Console, Verdana,][url=http://my.csdn.net/jsfzdd]jsfzdd[/url][/font][/color] [/size] [p=26, null, left][color=#333333][font=Arial] h...
tiankai001 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 681  2152  2648  525  238  14  44  54  11  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号