BC033C272MZJ1SA1 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> BC033C272MZJ1SA1

BC033C272MZJ1SA1: DescriptionCeramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.0027uF, Surface Mount, 0603, CHIP; CategoryPassive components capacitor; File Size141KB，8 Pages; ManufacturerAVX

Download Datasheet Parametric View All

BC033C272MZJ1SA1 Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.0027uF, Surface Mount, 0603, CHIP

BC033C272MZJ1SA1 Parametric

Parameter Name	Attribute value
Objectid	7109714602
package instruction	, 0603
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	.4
capacitance	0.0027 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.9 mm
JESD-609 code	e0
length	1.6 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, Embossed, 7 Inch
positive tolerance	20%
Rated (DC) voltage (URdc)	25 V
size code	0603
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40)
Terminal shape	WRAPAROUND
width	0.81 mm

Preview

Download Datasheet

View All

COTS Plus - BC Series

General Specifications

GENERAL DESCRIPTION

Extended range MLCCs for avionic, defense, and space applications have

been available from AVX for many years, typically to customer specification

control documents. The COTS PLUS - BC series now consolidates the main

test options into standard catalog offerings, eliminating the need to generate

custom specifications for each application. Key test options from MIL-PRF-

55681 are applied to BME and PME devices in NP0 and X7R temperature

characteristic dielectrics.

PRODUCT ADVANTAGES

• Higher CV capability than standard PME

• BME and PME technology

• Voltage Range up to 500V

APPLICATIONS

Defense/Aerospace

• Extended Range MLCC for all Applications

• Low weight/payload, small footprint

• Low Voltage Ratings to Maximize Capacitance for High Speed Decoupling

HOW TO ORDER

Series

Size

02 = 0402

03 = 0603

05 = 0805

06 = 1206

10 = 1210

12 = 1812

13 = 1825

102

Capacitance

Code (In pF)

2 Sig. Digits +

Number of

Zeros

Extened Test Level

0 = Not Applicable

1 = DPA IAW EIA-469

2 = 85/85 @ RV for 96 hours

3 = DPA and 85/85 @ RV

Dielectric

Voltage

Z = 10V A = C0G (NP0)

Y = 16V C = X7R

3 = 25V

5 = 50V

1 = 100V

2 = 200V

V = 250V

7 = 500V

Capacitance

Failure Rate

Termination

Tolerance

Z = COTS Plus T = 100% TN

B = ±.10 pF

B = Tin/Lead

C = ±.25 pF

(5% min Lead)

D = ±.50 pF

J = Tin/Lead (60/40)

F = ±1% (≥ 10 pF)

G = ±2% (≥ 10 pF)

J = ±5%

K = ±10%

M = ±20%

* B, C & D tolerance for ≤10 pF values.

Packaging

Base Group A Test Level

1 = 7" T&R

AA = Group A per MIL-PRF-55681

3 = 13" T&R

SA = Group A per MIL-PRF-55681

6 = Waffle Pack

with SLDC

(SLDC = Single Lot Date Code)

9 = Bulk

CONFORMANCE TEST LEVELS

Base Group A Test Options

Voltage Conditioning IAW MIL-PRF-55681

Elevated IR Sample

Visual and Mechanical Inspection

Solderability

Single Lot Date Code (SLDC)

Group A Data Summary

✓

Extended Test Options

Not Applicable

DPA IAW EIA-469

85°C/85% RH @ Rated Voltage / 96 Hrs

DPA and 85/85 @ Rated Voltage

Code

081516

Recommended Resources

How does the power amplifier circuit diagram work?

TA8141S (TV) infrared remote control receiving circuit

Window detector circuit diagram A

Active filter with fast response

Delay pick-up relay with superimposed pulses

uC/OS II Learning "Two" - uC/OS II Kernel Complete Analysis of Idle Task Establishment: Last time we talked about the creation of idle tasks: OSTaskCreate(OSTaskIdle, (void *)0, OSTaskIdleStk[0], OS_IDLE_PRIO); // Create an idle task The creation of the idle task is completed by calling ...; 416561760 Embedded System

Ask about the ALTERA DDR controller local_rdata_valid signal problem: I use stratix II to control the read and write of DDR2. I found that the local_rdata_valid signal is very strange. The read and write data captured by signalTap are all correct, but the local_rdata_va...; eeleader-mcu FPGA/CPLD

JK trigger to form 3-frequency division circuit: The trigger in EWB is a little different from the one in the book...; 笨阿Q FPGA/CPLD

CC2640R2F ADC: There are many ADC subroutines for CC2640. Now I provide a self-written ADC subroutine, which has been verified by many people and can be used.The subroutine is as follows: #include "AppAdc.h"#include...; fish001 Wireless Connectivity

Construction of I2s verification system based on NiosII: I want to design an I2s Controller to output parallel audio data in I2s format to WM8731 for playback and collect audio data for storage. Now the code for the main sending mode of I2s has been written...; hgdai FPGA/CPLD

Recruiting part-time technicians in microelectronics, communications, automation, electrical and power: We are looking for part-time technicians in the fields of microelectronics, communications, automation, electrical engineering, and power engineering. Familiar with MCU.c, assembly, PLC, FGA, MATLAB a...; 招聘助手 Recruitment

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components