302H72N332MQ4 datasheet, PDF - EEWORLD Datasheet

302H72N332MQ4: DescriptionCeramic Capacitor, Ceramic, 3000V, 20% +Tol, 20% -Tol, NP0, -/+30ppm/Cel TC, 0.0033uF, 8732,; CategoryPassive components capacitor; File Size329KB，2 Pages; ManufacturerJohanson Dielectrics; Environmental Compliance

Download Datasheet Parametric View All

302H72N332MQ4 Overview

Ceramic Capacitor, Ceramic, 3000V, 20% +Tol, 20% -Tol, NP0, -/+30ppm/Cel TC, 0.0033uF, 8732,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	801912072
package instruction	, 8732
Reach Compliance Code	compliant
Country Of Origin	Mexico
ECCN code	EAR99
YTEOL	7
capacitance	0.0033 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	20.37 mm
length	22.1 mm
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	Radial
method of packing	Bulk
positive tolerance	20%
Rated (DC) voltage (URdc)	3000 V
series	HIGH-VOLT(RADIAL)
size code	8732
Temperature characteristic code	NP0
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal pitch	19.7 mm
width	8.13 mm

Mini2440 Linux Evolution Chart: Although FriendlyArm provides a relatively complete Linux-2.6.29 kernel for mini2440, the official Linux kernel has a different development situation for mini2440. From U-boot to porting openmoko and ...; xyz.eeworld Linux and Android

【Date with Spring】Nankai University: Let’s share the spring of Nankai University with everyone! Hope you like it! Thanks:)...; runfa Talking

[Help] Problems with ADC12 conversion of MSP430: I am a novice, just learning to use msp430. I use adc12 for data acquisition. I think the problem may be the use of the MSC bit in ADC12CTL0. When using single-channel continuous acquisition mode with...; ufo2007 Microcontroller MCU

WEBENCH Design Guide: Step 1: Log in to ti.com.cn, find the WEBENCH design interface, enter the required electrical parameters, and click "Start Design" to enter the design page. Step 2: Log in to the TI WEBENCH design pag...; EEWORLD社区 Analogue and Mixed Signal

SDRAM read and write problems: In the sdram read and write test, I referred to the privileged classmate's program. In the data_gen module: reg wr_done; //All data written to sdram completion flag always @(posedge clk or negedge rst...; ole007 FPGA/CPLD

【Low power consumption】 Xilinx PCB specification: Four- and six-layer high-speed PCB designs for the Spartan-3E FT256 BGA package....; dream_byxiaoyu FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components