302S43N471JF4R datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> 302S43N471JF4R

302S43N471JF4R: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 3000V, C0G, 0.00047uF, SURFACE MOUNT, 1812, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size138KB，2 Pages; ManufacturerJohanson Dielectrics; Environmental Compliance

Download Datasheet Parametric View All

302S43N471JF4R Overview

CAPACITOR, CERAMIC, MULTILAYER, 3000V, C0G, 0.00047uF, SURFACE MOUNT, 1812, CHIP, ROHS COMPLIANT

302S43N471JF4R Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1715245902
package instruction	, 1812
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.00047 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
JESD-609 code	e3
Manufacturer's serial number	302S43
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR, PAPER, 13 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	3000 V
size code	1812
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND

Preview

Download Datasheet

View All

IGH

OLTAGE

URFACE

OUNT

MLCC

250 - 6,000 VDC

These high voltage capacitors feature a special internal

electrode design which reduces voltage concentrations by

distributing voltage gradients throughout the entire capacitor.

This unique design also affords increased capacitance values

in a given case size and voltage rating. The capacitors are

designed and manufactured to the general requirement of

EIA198 and are subjected to a 100% electrical testing making

them well suited for a wide variety of telecommunication,

commercial, and industrial applications.

PPLICATIONS

• Analog & Digital Modems

• Lighting Ballast Circuits

• DC-DC Converters

• LAN/WAN Interface

• Voltage Multipliers

• Back-lighting Inverters

NOW AVAILABLE

with Polyterm

soft termination option for

demanding environments & processes. Visit our website for full details.

ASE

IZE

JDI /EIA

Inches

E/B

.080 ±.010

.050 ±.010

.055 Max.

.020 ±.010

.125 ±.010

.062 ±.010

.067 Max.

.020 ±.010

(mm)

(2.03 ±.25)

(1.27 ±.25)

(1.40)

(0.51±.25)

(3.17 ±.25)

(1.57 ±.25)

(1.70)

(0.51±.25)

Rated

Voltage

250

500

630

1000

250

500

630

1000

2000

3000

250

500

630

1000

2000

3000

500

630

1000

2000

3000

4000

5000

6000

VDC

APACITANCE

ELECTION

NPO Dielectric

Minimum

Maximum

1.0

680

560

390

1500

1200

1000

220

3900

2700

1800

560

220

4700

3300

2200

820

470

180

X7R Dielectric

Minimum

Maximum

1000

100

1000

100

1000

100

1000

100

0.022

0.010

6800

4700

0.068

0.047

0.027

0.018

4700

1000

0.220

0.100

0.056

0.047

3900

2700

0.100

0.068

0.047

8200

3900

2200

1000

100

µF

R15/0805

R18/1206

S41/1210

E/B

.125 ±.010

.095 ±.010

.080 Max.

.020 ±.010

(3.18 ±.25)

(2.41 ±.25)

(2.03)

(0.51±.25)

R29/1808

E/B

.189 ±.010

.080 ±.010

.085 Max.

.020 ±.010

(4.80 ±.25)

(2.03 ±.25)

(2.16)

(0.51±.25)

Available cap. values include these significant retma values and their multiples: 1.0 1.2 1.5 1.8 2.2 2.7 3.3 3.9 4.7 5.6 6.8 8.2

( 1.0 = 1.0, 10, 100, 1000, etc.) Consult factory for non-retma values and sizes or voltages not shown.

www.johanson dielectrics.com

Recommended Resources

AC induced voltage suppression circuit

Dual purpose phone lock circuit diagram

555 darkroom printing timed exposure device circuit

Voltage doubler rectifier electronic ballast circuit

Gain automatic conversion amplifier circuit

Topological structure of combined hybrid multi-level conversion circuit

Is FBWFMGR only available with XPE?: Is FBWFMGR only available in XPE system? Thank you!...; hj445300 Embedded System

Please check if this pin is high level.: Masters, when the fuse is blown, the P1.0 port should be directly pulled to a low level. If the fuse is blown, will P1.0 be at a high level after power-on?...; wengyanzhe1981 51mcu

dsp6416 changes little endian to big endian: As the title says, in dsp6416, the routine provided is little endian, but the development board is big endian. How can I modify it so that the program can run on the development board?...; 天赐的阳光 DSP and ARM Processors

[Video Sharing] Power Design Tips 30: Low Voltage Buck IC: Introduction: In this Power Tip, we will look at a simple circuit that can convert a high AC input voltage to a low DC voltage that can be used in applications such as electronic energy meters. In thi...; 德州仪器_视频 Analog electronics

F429I routine compiles with MDK5.0 and reports an error: I just got it today, so most of the people in my forum use MDK5.0, so I downloaded one too, but I don’t know why the compilation fails now. I don’t know if there is something wrong with the settings. ...; jsxykj1 stm32/stm8

Questions about HPS control IP core: I wrote an LED--IP core according to the above logic, defined two registers (control register) (data register), and replaced PIO-LED according to the my-first-hps-fpga project template. When executing...; LiFan123 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components