EEWORLDEEWORLDEEWORLD

Part Number

Search

L6401EE3743DL

Description
Fixed Positive LDO Regulator, 2 Output, 3.7V1, 4.3V2, CMOS, PDSO6, USP-6
CategoryPower/power management    The power supply circuit   
File Size510KB,7 Pages
ManufacturerLRC
Websitehttp://www.lrc.cn
Download Datasheet Parametric View All

L6401EE3743DL Overview

Fixed Positive LDO Regulator, 2 Output, 3.7V1, 4.3V2, CMOS, PDSO6, USP-6

L6401EE3743DL Parametric

Parameter NameAttribute value
Objectid7158348959
package instructionUSP-6
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum drop-back voltage 10.3 V
Maximum drop-back voltage 20.3 V
Maximum input voltage8 V
Minimum input voltage4.8 V
JESD-30 codeR-PDSO-N6
length2 mm
Number of functions1
Output times2
Number of terminals6
Maximum output voltage 13.774 V
Minimum output voltage 13.626 V
Nominal output voltage 13.7 V
Maximum output voltage 24.386 V
Minimum output voltage 24.214 V
Nominal output voltage 24.3 V
Package body materialPLASTIC/EPOXY
encapsulated codeHTSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE, HEAT SINK/SLUG, THIN PROFILE
Regulator typeFIXED POSITIVE MULTIPLE OUTPUT LDO REGULATOR
Maximum seat height0.8 mm
surface mountYES
technologyCMOS
Terminal formNO LEAD
Terminal locationDUAL
Maximum voltage tolerance2%
width1.8 mm
LESHAN RADIO COMPANY, LTD.
HIGH SPEED
LOW DROPOUT
MIDDLE CURRENT VOLTAGE REGULATORS
Dual 300mA High Speed Low Dropout CMOS Voltage Regulators
L6401 Series
DESCRIPTION
The L6401 series are highly accurate, Dual , low noise, CMOS LDO voltage regulators.
Performance features of the series includes low output noise, high ripple rejection ratio, low dropout and
very fast turn-on times.
The L6401 includes a reference voltage source, error amplifiers, driver transistors, current limiters
and phase compensators internally. The L6401’s current limiter’s foldback circuit also operates as a
short protect for the output current limiter. The output voltage for each regulator is set independently by
laser trimming. Voltages are selectable in 50mV steps within a range of 1.3V to 5.0V.
The EN function allows the output of each regulator to be turned off independently, resulting in
greatly reduced power consumption. The L6401 series is available in the SOT-26 and USP-6B.
FEATURES
Output Voltage Range
Highly Accurate
Dropout Voltage
High Ripple Rejection
Low Power Consumption
Maximum Output Current
Standby Current
Internal protector
Small packages
1.3V to 6.0V (selectable in 50mV steps)
± 2%
200mV @ 100mA (3.0V type)
70dB (1 kHz)
25μA (TYP.)
300mA
less than 0.1μA
current limiter and short protector
SOT-26 and other required
Portable games
Portable AV equipment
APPLICATIONS
Mobile phones
Cordless phones and radio communication
equipment
PDAs
Cameras, Video cameras
PACKAGE
SOT-26
USP-6B
BLOCK DIAGRAM
EN1
ON/OFF
Control
-
+
Error
Amp1
Current
Limit
V
OUT1
VR1
each
circuit
R11
R12
V
IN
V
SS
-
+
VR2
each
circuit
Voltage
Reference
Error
Amp2
Current
Limit
V
OUT2
R21
EN2
ON/OFF
Control
R22
1/7
Weak question, norflash 2M, the original bootloader is a uc-osII boot program to determine the flash format and file reading, and boot the ulinux in the flash, directly modify the uc
Please help me. I am designing a file system. The development board in the laboratory does not provide much information. There is only the uclinux program for booting the uc-os mentioned above. If I w...
windows_01 Linux and Android
KiCad-FPGA programmable logic device chip XC7Z030-2FBG676I motherboard 12-layer PCB file
KiCad-FPGA programmable logic device chip XC7Z030-2FBG676I motherboard 12-layer PCB file...
ohahaha PCB Design
Question about 74HC14 input pin
What is the maximum voltage of the 74HC14 input pin? I can't tell from the manual. There is a DUT device under test in the picture, but I don't know what its structure is like?...
ena MCU
How to calculate square root using CORDIC algorithm?
How to calculate square root using CORDIC algorithm?...
ssawee FPGA/CPLD
6678 Byte alignment issue during srio write operation
6678 communicates with FPGA, FPGA acts as the srio initiator and operates SL2 of 6678. It is found that 6678 only supports writing 64-bit data. When FPGA writes 32-bit data, the data in SL2 will be mi...
Stephen DSP and ARM Processors
Research on Improved Algorithm of Bresenham Line Generation
[i=s] This post was last edited by paulhyde on 2014-9-15 09:21 [/i] Research on Improved Bresenham Generation Algorithm for Straight Lines...
tmstd Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1037  2640  739  576  133  21  54  15  12  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号