51724-31014808A0LF datasheet, PDF

51724-31014808A0LF: DescriptionBoard Connector, Male, Right Angle, Solder Terminal, Locking,; CategoryThe connector The connector; File Size267KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51724-31014808A0LF Overview

Board Connector, Male, Right Angle, Solder Terminal, Locking,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	308917511
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.574 inch
subject depth	0.93 inch
body length	8.29 inch
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
Contact resistance	20 mΩ
Contact style	HYBRID
Dielectric withstand voltage	2500VDC V
Durability	200 Cycles
maximum insertion force	.973 N
Insulation resistance	500000000 Ω
insulator material	GLASS FILLED POLYETHYLENE
Manufacturer's serial number	51724
Mixed contacts	YES
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.135 inch
Termination type	SOLDER
Evacuation force-minimum value	.17792 N

PDM: Rev:L

STATUS:

Released

Printed: Dec 20, 2010

On the mastery of technology: no matter how things change, they still remain essentially the same: [align=center][b][font=黑体][size=18px] [/size][/font][/b] [/align][b]Author: [/b][url=http://www.embedu.org/][color=#0000ff]Huaqing Yuanjian Embedded College[/color][/url] From the earliest "Moore's La...; ayayaya Talking

DE2-35 Unboxing and Environment Configuration Download Default Demo: [i=s]This post was last edited by Yufeng on 2020-7-30 20:11[/i]I recently wanted to develop FPGA, so I bought a DE2-35 FPGA development board, which is quite old.I saw my seniors take the test in coll...; 昱枫 FPGA/CPLD

【Signal Processing】Application of FPGA in high-speed digital signal processing system: This article starts with a comparison of the computing speed and device resources of FPGA and dedicated DSP devices, and introduces the superiority of FPGA in digital signal processing such as complex...; dream_byxiaoyu FPGA/CPLD

Can you help me find the model of the two ICs?: I can't find the specific model, can a friend help me?...; xian520 stm32/stm8

CCS5.5.0 compilation problem "XDAIS_CG_ROOT": Compilation warning: Build variable 'XDAIS_CG_ROOT' cannot be resolved Solution: Right-click the project à Properties à Resource . Linked Resources: Path Variables Add path: XDAIS_CG_ROOT C:\ti\xdais_...; Jacktang Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components